



eZ80Acclaim!® Flash Microcontrollers

eZ80F92/eZ80F93

Product Specification

PS015313-0508



Warning: DO NOT USE IN LIFE SUPPORT

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Zilog is a registered trademark of Zilog, Inc. in the United States and in other countries. eZ80Acclaim!, eZ80, and Z80 are trademarks or registered trademarks of Zilog Inc. All other product or service names are the property of their respective owners.



**ISO 9001:2000
FS 507510**

Zilog products are designed and manufactured under an ISO registered 9001:2000 Quality Management System. For more details, please visit www.zilog.com/quality.

Revision History

Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links given in the table below.

Date	Revision Level	Section	Description	Page No
May 2008	13	Zilog Debug Interface, ZDI-Supported Protocol, Figure 37 Typical ZDI Debug Setup	Replaced ZPAK II with USB Smart Cable	162, 163, 162
			Updated for Style guide	All
May 2007	12	Electrical Characteristics	Updated Table 144	222
		Serial Peripheral Interface	Added note for SPI module	130
February 2007	11	Electrical Characteristics	Updated Figure 53, Figure 54, and Figure 55.	225, 226, 227
March 2005	10	Added registered trademark to eZ80 [®] and eZ80Acclaim! [®]		All
October 2004	09	Formatted to current publication standards		All
		Timer Control Register	Clarified RST_EN descriptions.	81
		Figure 58	Corrected CS rise time label from T8 to T6.	230
		Figure 60	Corrected CS rise time label from T8 to T6.	233
		Real-Time Clock Oscillator and Source Selection	Clarified language describing RTC drive frequency.	89

Table of Contents

Architectural Overview	1
Features	1
Block Diagram	2
Pin Description	4
Pin Characteristics	20
Register Map	25
eZ80® CPU Core	31
Features	31
Reset	32
Reset Operation	32
Power-On Reset	32
Voltage Brownout Reset	33
Low-Power Modes	35
Overview	35
SLEEP Mode	35
HALT Mode	36
Clock Peripheral Power-Down Registers	36
General-Purpose Input/Output	39
GPIO Overview	39
GPIO Operation	39
GPIO Interrupts	42
GPIO Control Registers	43
Interrupt Controller	45
Maskable Interrupts	45
Nonmaskable Interrupts	47
Chip Selects and Wait States	48
Memory and I/O Chip Selects	48
Memory Chip Select Operation	48
I/O Chip Select Operation	50
Wait States	51
WAIT Input Signal	51
Chip Selects During Bus Request/Bus Acknowledge Cycles	52
Bus Mode Controller	53
eZ80 Bus Mode	53
Z80 Bus Mode	53
Intel™ Bus Mode	55
Motorola Bus Mode	63
Chip Select Registers	67
Watchdog Timer	72
Watchdog Timer Overview	72



Watchdog Timer Operation	73
Watchdog Timer Registers	74
Programmable Reload Timers	76
Programmable Reload Timers Overview	76
Programmable Reload Timer Operation	77
Programmable Reload Timer Registers	81
Real-Time Clock	88
Real-Time Clock Overview	88
Real-Time Clock Alarm	89
Real-Time Clock Oscillator and Source Selection	89
Real-Time Clock Battery Backup	89
Real-Time Clock Recommended Operation	89
Real-Time Clock Registers	90
Universal Asynchronous Receiver/Transmitter	104
UART Functional Description	105
UART Functions	105
UART Interrupts	106
UART Recommended Usage	108
Baud Rate Generator	109
BRG Control Registers	110
UART Registers	111
Infrared Encoder/Decoder	124
Functional Description	124
Transmit	125
Receive	125
Receiver Frequency Divider	127
Jitter	128
Infrared Encoder/Decoder Signal Pins	128
Loopback Testing	128
Serial Peripheral Interface	130
SPI Signals	131
SPI Functional Description	133
SPI Flags	134
SPI Baud Rate Generator	134
Data Transfer Procedure with SPI Configured as the Master	135
Data Transfer Procedure with SPI Configured as a Slave	135
SPI Registers	135
I²C Serial I/O Interface	141
I ² C General Characteristics	141
Transferring Data	143
Clock Synchronization	144
Operating Modes	146
I2C Registers	153
Zilog Debug Interface	162

Introduction	162
ZDI-Supported Protocol	163
ZDI Clock and Data Conventions	164
ZDI Start Condition	164
ZDI Register Addressing	165
ZDI Write Operations	166
ZDI Read Operations	167
Operation of the eZ80F92 Device During ZDI Breakpoints	168
Bus Requests During ZDI DEBUG Mode	169
ZDI Write Only Registers	170
ZDI Read Only Registers	171
ZDI Register Definitions	171
On-Chip Instrumentation	187
Introduction to On-Chip Instrumentation	187
OCI Activation	187
OCI Interface	188
OCI Information Requests	189
Random Access Memory	190
RAM Control Registers	192
Flash Memory	193
Flash Memory Arrangement in eZ80F92	193
Flash Memory Arrangement in the eZ80F93	194
Flash Memory Overview	194
Programming Flash Memory	195
Erasing Flash Memory	197
Flash Control Registers	197
eZ80[®] CPU Instruction Set	208
Op-Code Map	213
On-Chip Oscillators	219
20 MHz Primary Crystal Oscillator Operation	219
32 kHz Real-Time Clock Crystal Oscillator Operation	220
Electrical Characteristics	222
Absolute Maximum Ratings	222
DC Characteristics	223
POR and VBO Electrical Characteristics	224
Typical Current Consumption Under Various Operating Conditions	224
AC Characteristics	229
External Memory Read Timing	230
External Memory Write Timing	231
External I/O Read Timing	233
External I/O Write Timing	234
Wait State Timing for Read Operations	235
Wait State Timing for Write Operations	236
General Purpose I/O Port Input Sample Timing	237



External Bus Acknowledge Timing 238
External System Clock Driver (PHI) Timing 238
Zilog Debug Interface Timing 239
Packaging 240
Ordering Information 241
 Part Number Description 241
Index 243
Customer Support 253

Architectural Overview

Zilog's eZ80F92 device is a high-speed single-cycle instruction-fetch microcontroller with a maximum clock speed of 20 MHz. It is the first member of Zilog's new eZ80Acclaim!® product family, which offers on-chip Flash program memory.

The eZ80F92 device can operate in Z80® compatible addressing mode (64 KB) or full 24-bit addressing mode (16 MB). The rich peripheral set of the eZ80F92 device makes it suitable for a variety of applications including industrial control, embedded communication, and point-of-sale terminals.

- **Note:** *Additionally, Zilog offers the eZ80F93 device, which features scaled-down memory options. For clarity, this document refers to both devices collectively as the eZ80F92 device, unless otherwise specified.*

Features

The features of eZ80F92/eZ80F93 device include:

- Single-cycle instruction fetch, high-performance, pipelined eZ80® CPU core¹
- eZ80F92 contains 128 KB Flash memory and 8 KB SRAM
- eZ80F93 contains 64 KB Flash memory and 4 KB SRAM
- Low power features including SLEEP mode, HALT mode, and selective peripheral power-down control
- Two UARTs with independent baud rate generators
- SPI with independent clock rate generator
- I²C with independent clock rate generator
- IrDA-compliant infrared encoder/decoder
- New DMA-like CPU instructions for efficient block data transfer
- Glueless external peripheral interface with 4 Chip Selects, individual Wait State generators, and an external $\overline{\text{WAIT}}$ input pin—supports Z80-, Intel-, and Motorola-style buses
- Fixed-priority vectored interrupts (both internal and external) and interrupt controller
- Real-Time Clock with on-chip 32 kHz oscillator, selectable 50/60 Hz input, and separate V_{DD} pin for battery backup
- Six 16-bit Counter/Timers with clock dividers and direct input/output drive

1. For simplicity, the term eZ80® CPU is referred to as CPU for the bulk of this document.

- Watchdog Timer (WDT)
- 24 bits of General-Purpose I/O and ZDI debug interfaces
- 100-pin LQFP package
- 3.0–3.6 V supply voltage with 5 V tolerant inputs
- Operating Temperature Range:
 - Standard: 0 °C to +70 °C
 - Extended: –40 °C to +105 °C

► **Note:** *All signals with an overline are active Low. For example, B/\overline{W} , for which *WORD* is active Low, and \overline{B}/W , for which *BYTE* is active Low.*

Power connections follow these conventional descriptions:

Connection	Circuit	Device
Power	V_{CC}	V_{DD}
Ground	GND	V_{SS}

Block Diagram

[Figure 1](#) on page 3 displays the block diagram of the eZ80F92 processor.




Figure 1. eZ80F92 Block Diagram

Pin Description

Figure 2 displays the pin layout of the eZ80F92 device in the 100-pin LQFP package. Table 1 on page 5 lists the pins and their functions.

	PHI	SCL	SDA	V _{SS}	V _{DD}	PB7/MOSI	PB6/MISO	PB5/IT5_OUT	PB4/IT4_OUT	PB3/SCK	PB2/SS	PB1/IT1_IN	PB0/IT0_IN	V _{DD}	X _{OUT}	X _{IN}	V _{SS}	PC7/RI1	PC6/DCD1	PC5/DSR1	PC4/DTR1	PC3/CTS1	PC2/RTS1	PC1/RxD1	PC0/TxD1				
ADDR0	1	100	99	98	97	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80	79	78	77	76	75	PD7/RI0	
ADDR1	2																											74	PD6/DCD0
ADDR2	3																											73	PD5/DSR0
ADDR3	4																											72	PD4/DTR0
ADDR4	5																											71	PD3/CTS0
ADDR5	6																											70	PD2/RTS0
V _{DD}	7																											69	PD1/RxD0/IR_RxD
V _{SS}	8																											68	PD0/TxD0/IR_TxD
ADDR6	9																											67	V _{DD}
ADDR7	10																											66	TDO
ADDR8	11																											65	TDI
ADDR9	12																											64	TRIGOUT
ADDR10	13																											63	TCK
ADDR11	14																											62	TMS
ADDR12	15																											61	V _{SS}
ADDR13	16																											60	RTC_V _{DD}
ADDR14	17																											59	RTC_XOUT
V _{DD}	18																											58	RTC_XIN
V _{SS}	19																											57	V _{SS}
ADDR15	20																											56	V _{DD}
ADDR16	21																											55	HALT_SLP
ADDR17	22																											54	BUSACK
ADDR18	23																											53	BUSREQ
ADDR19	24																											52	NMI
ADDR20	25																											51	RESET
ADDR21	26																												
ADDR22	27																												
ADDR23	28																												
	29																												
	30																												
	31																												
	32																												
	33																												
	34																												
	35																												
	36																												
	37																												
	38																												
	39																												
	40																												
	41																												
	42																												
	43																												
	44																												
	45																												
	46																												
	47																												
	48																												
	49																												
	50																												

Figure 2.100-Pin LQFP Configuration of the eZ80F92 Device

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device

Pin No	Symbol	Function	Signal Direction	Description
1	ADDR0	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
2	ADDR1	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
3	ADDR2	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
4	ADDR3	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
5	ADDR4	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
6	ADDR5	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
7	V _{DD}	Power Supply		Power Supply.
8	V _{SS}	Ground		Ground.
9	ADDR6	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
10	ADDR7	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
11	ADDR8	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
12	ADDR9	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
13	ADDR10	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
14	ADDR11	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
15	ADDR12	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
16	ADDR13	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
17	ADDR14	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
18	V _{DD}	Power Supply		Power Supply.
19	V _{SS}	Ground		Ground.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
20	ADDR15	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
21	ADDR16	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
22	ADDR17	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
23	ADDR18	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
24	ADDR19	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
25	ADDR20	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
26	ADDR21	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
27	ADDR22	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
28	ADDR23	Address Bus	Bidirectional	Configured as an output in normal operation. The address bus selects a location in memory or I/O space to be read or written. Configured as an input during bus acknowledge cycles. Drives the Chip Select/Wait State Generator block to generate Chip Selects.
29	$\overline{\text{CS0}}$	Chip Select 0	Output, Active Low	$\overline{\text{CS0}}$ Low indicates that an access is occurring in the defined $\overline{\text{CS0}}$ memory or I/O address space.
30	$\overline{\text{CS1}}$	Chip Select 1	Output, Active Low	$\overline{\text{CS1}}$ Low indicates that an access is occurring in the defined $\overline{\text{CS1}}$ memory or I/O address space.
31	$\overline{\text{CS2}}$	Chip Select 2	Output, Active Low	$\overline{\text{CS2}}$ Low indicates that an access is occurring in the defined $\overline{\text{CS2}}$ memory or I/O address space.
32	$\overline{\text{CS3}}$	Chip Select 3	Output, Active Low	$\overline{\text{CS3}}$ Low indicates that an access is occurring in the defined $\overline{\text{CS3}}$ memory or I/O address space.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
33	V _{DD}	Power Supply		Power Supply.
34	V _{SS}	Ground		Ground.
35	DATA0	Data Bus	Bidirectional	The data bus transfers data to and from I/O and memory devices. The eZ80Acclaim! [®] drives these lines only during Write cycles when the CPU is the bus master.
36	DATA1	Data Bus	Bidirectional	The data bus transfers data to and from I/O and memory devices. The CPU drives these lines only during Write cycles when the CPU is the bus master.
37	DATA2	Data Bus	Bidirectional	The data bus transfers data to and from I/O and memory devices. The CPU drives these lines only during Write cycles when the CPU is the bus master.
38	DATA3	Data Bus	Bidirectional	The data bus transfers data to and from I/O and memory devices. The CPU drives these lines only during Write cycles when the CPU is the bus master.
39	DATA4	Data Bus	Bidirectional	The data bus transfers data to and from I/O and memory devices. The CPU drives these lines only during Write cycles when the CPU is the bus master.
40	DATA5	Data Bus	Bidirectional	The data bus transfers data to and from I/O and memory devices. The CPU drives these lines only during Write cycles when the CPU is the bus master.
41	DATA6	Data Bus	Bidirectional	The data bus transfers data to and from I/O and memory devices. The CPU drives these lines only during Write cycles when the CPU is the bus master.
42	DATA7	Data Bus	Bidirectional	The data bus transfers data to and from I/O and memory devices. The CPU drives these lines only during Write cycles when the CPU is the bus master.
43	V _{DD}	Power Supply		Power Supply.
44	V _{SS}	Ground		Ground.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
45	$\overline{\text{IORQ}}$	Input/Output Request	Bidirectional, Active Low	$\overline{\text{IORQ}}$ indicates that the CPU is accessing a location in I/O space. $\overline{\text{RD}}$ and $\overline{\text{WR}}$ indicate the type of access. It is an input in bus acknowledge cycles.
46	$\overline{\text{MREQ}}$	Memory Request	Bidirectional, Active Low	$\overline{\text{MREQ}}$ Low indicates that the CPU is accessing a location in memory. The $\overline{\text{RD}}$, $\overline{\text{WR}}$, and $\overline{\text{INSTRD}}$ signals indicate the type of access. It is an input in bus acknowledge cycles.
47	$\overline{\text{RD}}$	Read	Output, Active Low	$\overline{\text{RD}}$ Low indicates that the CPU is reading from the current address location. This pin is tristated during bus acknowledge cycles.
48	$\overline{\text{WR}}$	Write	Output, Active Low	$\overline{\text{WR}}$ indicates that the CPU is writing to the current address location. This pin is tristated during bus acknowledge cycles.
49	$\overline{\text{INSTRD}}$	Instruction Read Indicator	Output, Active Low	$\overline{\text{INSTRD}}$ (with $\overline{\text{MREQ}}$ and $\overline{\text{RD}}$) indicates the CPU is fetching an instruction from memory. This pin is tristated during bus acknowledge cycles.
50	$\overline{\text{WAIT}}$	WAIT Request	Input, Active Low	Driving the $\overline{\text{WAIT}}$ pin Low forces the CPU to wait additional clock cycles for an external peripheral or external memory to complete its Read or Write operation.
51	$\overline{\text{RESET}}$	System Reset	Schmitt Trigger Input, Active Low	This signal is used to initialize the CPU. This input must be Low for a minimum of 3 system clock cycles, and must be held Low until the clock is stable. This input includes a Schmitt trigger to allow RC rise times.
52	$\overline{\text{NMI}}$	Nonmaskable Interrupt	Schmitt Trigger Input, Active Low	The $\overline{\text{NMI}}$ input is a higher priority input than the maskable interrupts. It is always recognized at the end of an instruction, regardless of the state of the interrupt enable control bits. This input includes a Schmitt trigger to allow RC rise times.
53	$\overline{\text{BUSREQ}}$	Bus Request	Input, Active Low	External devices can request the CPU to release the memory interface bus for their use, by driving this pin Low.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
54	$\overline{\text{BUSACK}}$	Bus Acknowledge	Output, Active Low	The CPU responds to a Low on $\overline{\text{BUSREQ}}$, by tristating the address, data, and control signals, and by driving the $\overline{\text{BUSACK}}$ line Low. During bus acknowledge cycles ADDR[23:0], IORQ, and MREQ are inputs.
55	$\overline{\text{HALT_SLP}}$	HALT and SLEEP Indicator	Output, Active Low	A Low on this pin indicates that the CPU has entered either HALT or SLEEP mode because of execution of either a HALT or SLP instruction.
56	V _{DD}	Power Supply		Power Supply.
57	V _{SS}	Ground		Ground.
58	RTC_X _{IN}	Real-Time Clock Crystal Input	Input	This pin is the input to the low-power 32 kHz crystal oscillator for the Real-Time Clock.
59	RTC_X _{OUT}	Real-Time Clock Crystal Output	Bidirectional	This pin is the output from the low-power 32 kHz crystal oscillator for the Real-Time Clock. This pin is an input when the RTC is configured to operate from 50/60 Hz input clock signals and the 32 kHz crystal oscillator is disabled.
60	RTC_V _{DD}	Real-Time Clock Power Supply		Power supply for the Real-Time Clock and associated 32 kHz oscillator. Isolated from the power supply to the remainder of the chip. A battery can be connected to this pin to supply constant power to the Real-Time Clock and 32 kHz oscillator.
61	V _{SS}	Ground		Ground.
62	TMS	JTAG Test Mode Select	Input	JTAG Mode Select Input.
63	TCK	JTAG Test Clock	Input	JTAG and ZDI clock input.
64	TRIGOUT	JTAG Test Trigger Output	Output	Active High trigger event indicator.
65	TDI	JTAG Test Data In	Bidirectional	JTAG data input pin. Functions as ZDI data I/O pin when JTAG is disabled.
66	TDO	JTAG Test Data Out	Output	JTAG data output pin.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
67	V _{DD}	Power Supply		Power Supply.
68	PD0	GPIO Port D	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port D pin, when programmed as output, can be selected to be an open-drain or open-source output. Port D is multiplexed with one UART.
	TxD0	UART Transmit Data	Output	This pin is used by the UART to transmit asynchronous serial data. This signal is multiplexed with PD0.
	IR_TxD	IrDA Transmit Data	Output	This pin is used by the IrDA encoder/decoder to transmit serial data. This signal is multiplexed with PD0.
69	PD1	GPIO Port D	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port D pin, when programmed as output, can be selected to be an open-drain or open-source output. Port D is multiplexed with one UART.
	RxD0	Receive Data	Input	This pin is used by the UART to receive asynchronous serial data. This signal is multiplexed with PD1.
	IR_RxD	IrDA Receive Data	Input	This pin is used by the IrDA encoder/decoder to receive serial data. This signal is multiplexed with PD1.
70	PD2	GPIO Port D	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port D pin, when programmed as output, can be selected to be an open-drain or open-source output. Port D is multiplexed with one UART.
	$\overline{\text{RTS0}}$	Request To Send	Output, Active Low	Modem control signal from UART. This signal is multiplexed with PD2.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
71	PD3	GPIO Port D	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port D pin, when programmed as output, can be selected to be an open-drain or open-source output. Port D is multiplexed with one UART.
	$\overline{\text{CTS0}}$	Clear To Send	Input, Active Low	Modem status signal to the UART. This signal is multiplexed with PD3.
72	PD4	GPIO Port D	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port D pin, when programmed as output, can be selected to be an open-drain or open-source output. Port D is multiplexed with one UART.
	$\overline{\text{DTR0}}$	Data Terminal Ready	Output, Active Low	Modem control signal to the UART. This signal is multiplexed with PD4.
73	PD5	GPIO Port D	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port D pin, when programmed as output, can be selected to be an open-drain or open-source output. Port D is multiplexed with one UART.
	$\overline{\text{DSR0}}$	Data Set Ready	Input, Active Low	Modem status signal to the UART. This signal is multiplexed with PD5.
74	PD6	GPIO Port D	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port D pin, when programmed as output, can be selected to be an open-drain or open-source output. Port D is multiplexed with one UART.
	$\overline{\text{DCD0}}$	Data Carrier Detect	Input, Active Low	Modem status signal to the UART. This signal is multiplexed with PD6.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
75	PD7	GPIO Port D	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port D pin, when programmed as output, can be selected to be an open-drain or open-source output. Port D is multiplexed with one UART.
	$\overline{\text{RI0}}$	Ring Indicator	Input, Active Low	Modem status signal to the UART. This signal is multiplexed with PD7.
76	PC0	GPIO Port C	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port C pin, when programmed as output, can be selected to be an open-drain or open-source output. Port C is multiplexed with one UART.
	TxD1	Transmit Data	Output	This pin is used by the UART to transmit asynchronous serial data. This signal is multiplexed with PC0.
77	PC1	GPIO Port C	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port C pin, when programmed as output, can be selected to be an open-drain or open-source output. Port C is multiplexed with one UART.
	RxD1	Receive Data	Input	This pin is used by the UART to receive asynchronous serial data. This signal is multiplexed with PC1.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
78	PC2	GPIO Port C	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port C pin, when programmed as output, can be selected to be an open-drain or open-source output. Port C is multiplexed with one UART.
	$\overline{\text{RTS1}}$	Request To Send	Output, Active Low	Modem control signal from UART. This signal is multiplexed with PC2.
79	PC3	GPIO Port C	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port C pin, when programmed as output, can be selected to be an open-drain or open-source output. Port C is multiplexed with one UART.
	$\overline{\text{CTS1}}$	Clear To Send	Input, Active Low	Modem status signal to the UART. This signal is multiplexed with PC3.
80	PC4	GPIO Port C	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port C pin, when programmed as output, can be selected to be an open-drain or open-source output. Port C is multiplexed with one UART.
	$\overline{\text{DTR1}}$	Data Terminal Ready	Output, Active Low	Modem control signal to the UART. This signal is multiplexed with PC4.
81	PC5	GPIO Port C	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port C pin, when programmed as output, can be selected to be an open-drain or open-source output. Port C is multiplexed with one UART.
	$\overline{\text{DSR1}}$	Data Set Ready	Input, Active Low	Modem status signal to the UART. This signal is multiplexed with PC5.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
82	PC6	GPIO Port C	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port C pin, when programmed as output, can be selected to be an open-drain or open-source output. Port C is multiplexed with one UART.
	$\overline{\text{DCD1}}$	Data Carrier Detect	Input, Active Low	Modem status signal to the UART. This signal is multiplexed with PC6.
83	PC7	GPIO Port C	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port C pin, when programmed as output, can be selected to be an open-drain or open-source output. Port C is multiplexed with one UART.
	$\overline{\text{RI1}}$	Ring Indicator	Input, Active Low	Modem status signal to the UART. This signal is multiplexed with PC7.
84	V_{SS}	Ground		Ground.
85	X_{IN}	System Clock Oscillator Input	Input	This pin is the input to the onboard crystal oscillator for the primary system clock. If an external oscillator is used, its clock output should be connected to this pin. When a crystal is used, it should be connected between X_{IN} and X_{OUT} .
86	X_{OUT}	System Clock Oscillator Output	Output	This pin is the output of the onboard crystal oscillator. When used, a crystal should be connected between X_{IN} and X_{OUT} .
87	V_{DD}	Power Supply		Power Supply.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
88	PB0	GPIO Port B	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as output, can be selected to be an open-drain or open-source output.
	T0_IN	Timer 0 In	Input	Alternate clock source for Programmable Reload Timers 0 and 2. This signal is multiplexed with PB0.
89	PB1	GPIO Port B	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as output, can be selected to be an open-drain or open-source output.
	T1_IN	Timer 1 In	Input	Alternate clock source for Programmable Reload Timers 1 and 3. This signal is multiplexed with PB1.
90	PB2	GPIO Port B	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as output, can be selected to be an open-drain or open-source output.
	\overline{SS}	Slave Select	Input, Active Low	The slave select input line is used to select a slave device in SPI mode. This signal is multiplexed with PB2.
91	PB3	GPIO Port B	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as output, can be selected to be an open-drain or open-source output.
	SCK	SPI Serial Clock	Bidirectional	SPI serial clock. This signal is multiplexed with PB3.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
92	PB4	GPIO Port B	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as output, can be selected to be an open-drain or open-source output.
	T4_OUT	Timer 4 Out	Output	Programmable Reload Timer 4 timer-out signal. This signal is multiplexed with PB4.
93	PB5	GPIO Port B	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as output, can be selected to be an open-drain or open-source output.
	T5_OUT	Timer 5 Out	Output	Programmable Reload Timer 5 timer-out signal. This signal is multiplexed with PB5.
94	PB6	GPIO Port B	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as output, can be selected to be an open-drain or open-source output.
	MISO	Master In, Slave Out	Bidirectional	The MISO line is configured as an input when the CPU is an SPI master device and as an output when CPU is an SPI slave device. This signal is multiplexed with PB6.
95	PB7	GPIO Port B	Bidirectional	This pin can be used for general-purpose I/O. It can be individually programmed as input or output and can also be used individually as an interrupt input. Each Port B pin, when programmed as output, can be selected to be an open-drain or open-source output.
	MOSI	Master Out, Slave In	Bidirectional	The MOSI line is configured as an output when the CPU is an SPI master device and as an input when the CPU is an SPI slave device. This signal is multiplexed with PB7.

Table 1. 100-Pin LQFP Pin Identification of the eZ80F92 Device (Continued)

Pin No	Symbol	Function	Signal Direction	Description
96	V _{DD}	Power Supply		Power Supply.
97	V _{SS}	Ground		Ground.
98	SDA	I ² C Serial Data	Bidirectional	This pin carries the I ² C data signal.
99	SCL	I ² C Serial Clock	Bidirectional	This pin is used to receive and transmit the I ² C clock.
100	PHI	System Clock	Output	This pin is an output driven by the internal system clock.

Pin Characteristics

Table 2 lists the characteristics of each pin in the eZ80F92 device’s 100-pin LQFP package.

Table 2. Pin Characteristics of the eZ80F92 Device

Pin No	Symbol	Direction	Reset Direction	Active Low/High	Tristate Output	Pull Up/Down	Schmitt Trigger Input	Open Drain/Source
1	ADDR0	I/O	O	N/A	Yes	No	No	No
2	ADDR1	I/O	O	N/A	Yes	No	No	No
3	ADDR2	I/O	O	N/A	Yes	No	No	No
4	ADDR3	I/O	O	N/A	Yes	No	No	No
5	ADDR4	I/O	O	N/A	Yes	No	No	No
6	ADDR5	I/O	O	N/A	Yes	No	No	No
7	V _{DD}							
8	V _{SS}							
9	ADDR6	I/O	O	N/A	Yes	No	No	No
10	ADDR7	I/O	O	N/A	Yes	No	No	No
11	ADDR8	I/O	O	N/A	Yes	No	No	No
12	ADDR9	I/O	O	N/A	Yes	No	No	No
13	ADDR10	I/O	O	N/A	Yes	No	No	No
14	ADDR11	I/O	O	N/A	Yes	No	No	No
15	ADDR12	I/O	O	N/A	Yes	No	No	No

Table 2. Pin Characteristics of the eZ80F92 Device (Continued)

Pin No	Symbol	Direction	Reset Direction	Active Low/High	Tristate Output	Pull Up/Down	Schmitt Trigger Input	Open Drain/Source
16	ADDR13	I/O	O	N/A	Yes	No	No	No
17	ADDR14	I/O	O	N/A	Yes	No	No	No
18	V _{DD}							
19	V _{SS}							
20	ADDR15	I/O	O	N/A	Yes	No	No	No
21	ADDR16	I/O	O	N/A	Yes	No	No	No
22	ADDR17	I/O	O	N/A	Yes	No	No	No
23	ADDR18	I/O	O	N/A	Yes	No	No	No
24	ADDR19	I/O	O	N/A	Yes	No	No	No
25	ADDR20	I/O	O	N/A	Yes	No	No	No
26	ADDR21	I/O	O	N/A	Yes	No	No	No
27	ADDR22	I/O	O	N/A	Yes	No	No	No
28	ADDR23	I/O	O	N/A	Yes	No	No	No
29	$\overline{CS0}$	O	O	Low	No	No	No	No
30	$\overline{CS1}$	O	O	Low	No	No	No	No
31	$\overline{CS2}$	O	O	Low	No	No	No	No
32	$\overline{CS3}$	O	O	Low	No	No	No	No
33	V _{DD}							
34	V _{SS}							
35	DATA0	I/O	I	N/A	Yes	No	No	No
36	DATA1	I/O	I	N/A	Yes	No	No	No
37	DATA2	I/O	I	N/A	Yes	No	No	No
38	DATA3	I/O	I	N/A	Yes	No	No	No
39	DATA4	I/O	I	N/A	Yes	No	No	No
40	DATA5	I/O	I	N/A	Yes	No	No	No
41	DATA6	I/O	I	N/A	Yes	No	No	No
42	DATA7	I/O	I	N/A	Yes	No	No	No
43	V _{DD}							

Table 2. Pin Characteristics of the eZ80F92 Device (Continued)

Pin No	Symbol	Direction	Reset Direction	Active Low/High	Tristate Output	Pull Up/Down	Schmitt Trigger Input	Open Drain/Source
44	V _{SS}							
45	$\overline{\text{IORQ}}$	I/O	O	Low	Yes	No	No	No
46	$\overline{\text{MREQ}}$	I/O	O	Low	Yes	No	No	No
47	$\overline{\text{RD}}$	O	O	Low	Yes	No	No	No
48	$\overline{\text{WR}}$	O	O	Low	Yes	No	No	No
49	$\overline{\text{INSTRD}}$	O	O	Low	No	No	No	No
50	$\overline{\text{WAIT}}$	I	I	Low	N/A	No	No	N/A
51	$\overline{\text{RESET}}$	I	I	Low	N/A	No	Yes	N/A
52	$\overline{\text{NMI}}$	I	I	Low	N/A	No	Yes	N/A
53	$\overline{\text{BUSREQ}}$	I	I	Low	N/A	No	No	N/A
54	$\overline{\text{BUSACK}}$	O	O	Low	No	No	No	No
55	$\overline{\text{HALT_SLP}}$	O	O	Low	No	No	No	No
56	V _{DD}							
57	V _{SS}							
58	RTC_X _{IN}	I	I	N/A	N/A	No	No	N/A
59	RTC_X _{OUT}	I/O	U	N/A	N/A	No	No	No
60	RTC_V _{DD}							
61	V _{SS}							
62	TMS	I	I	N/A	N/A	Up	No	N/A
63	TCK	I	I	Rising (In) Falling (Out)	N/A	Up	No	N/A
64	TRIGOUT	O	O	High	No	No	No	No
65	TDI	I/O	I	N/A	Yes	No	No	No
66	TDO	O	U	N/A	Yes	No	No	No
67	V _{DD}							
68	PD0	I/O	I	N/A	Yes	No	No	OD & OS
69	PD1	I/O	I	N/A	Yes	No	No	OD & OS
70	PD2	I/O	I	N/A	Yes	No	No	OD & OS

Table 2. Pin Characteristics of the eZ80F92 Device (Continued)

Pin No	Symbol	Direction	Reset Direction	Active Low/High	Tristate Output	Pull Up/Down	Schmitt Trigger Input	Open Drain/Source
71	PD3	I/O	I	N/A	Yes	No	No	OD & OS
72	PD4	I/O	I	N/A	Yes	No	No	OD & OS
73	PD5	I/O	I	N/A	Yes	No	No	OD & OS
74	PD6	I/O	I	N/A	Yes	No	No	OD & OS
75	PD7	I/O	I	N/A	Yes	No	No	OD & OS
76	PC0	I/O	I	N/A	Yes	No	No	OD & OS
77	PC1	I/O	I	N/A	Yes	No	No	OD & OS
78	PC2	I/O	I	N/A	Yes	No	No	OD & OS
79	PC3	I/O	I	N/A	Yes	No	No	OD & OS
80	PC4	I/O	I	N/A	Yes	No	No	OD & OS
81	PC5	I/O	I	N/A	Yes	No	No	OD & OS
82	PC6	I/O	I	N/A	Yes	No	No	OD & OS
83	PC7	I/O	I	N/A	Yes	No	No	OD & OS
84	V _{SS}							
85	X _{IN}	I	I	N/A	N/A	No	No	N/A
86	X _{OUT}	O	O	N/A	No	No	No	No
87	V _{DD}							
88	PB0	I/O	I	N/A	Yes	No	No	OD & OS
89	PB1	I/O	I	N/A	Yes	No	No	OD & OS
90	PB2	I/O	I	N/A	Yes	No	No	OD & OS
91	PB3	I/O	I	N/A	Yes	No	No	OD & OS
92	PB4	I/O	I	N/A	Yes	No	No	OD & OS
93	PB5	I/O	I	N/A	Yes	No	No	OD & OS
94	PB6	I/O	I	N/A	Yes	No	No	OD & OS
95	PB7	I/O	I	N/A	Yes	No	No	OD & OS
96	V _{DD}							
97	V _{SS}							
98	SDA	I/O	I	N/A	Yes	Up	No	OD

Table 2. Pin Characteristics of the eZ80F92 Device (Continued)

Pin No	Symbol	Direction	Reset Direction	Active Low/High	Tristate Output	Pull Up/Down	Schmitt Trigger Input	Open Drain/Source
99	SCL	I/O	I	N/A	Yes	Up	No	OD
100	PHI	O	O	N/A	Yes	No	No	No

Note: I = Input, O = Output, I/O = Input and Output, U = Undefined.

Register Map

All on-chip peripheral registers are accessed in the I/O address space. All I/O operations employ 16-bit addresses. The upper byte of the 24-bit address bus is undefined during all I/O operations (ADDR[23:16] = UU). All I/O operations using 16-bit addresses within the range 0080h–00FFh are routed to the on-chip peripherals. External I/O Chip Selects are not generated if the address space programmed for the I/O Chip Selects overlaps the 0080h–00FFh address range.

Registers at unused addresses within the 0080h–00FFh range assigned to on-chip peripherals are not implemented. Read access to such addresses returns unpredictable values and Write access produces no effect. [Table 3](#) lists the register map for the eZ80F92 device.

Table 3. Register Map

Address (hex)	Mnemonic	Name	Reset (hex)	CPU Access	Page No
Programmable Reload Counter/Timers					
0080	TMR0_CTL	Timer 0 Control Register	00	R/W	82
0081	TMR0_DR_L	Timer 0 Data Register—Low Byte	00	R	83
	TMR0_RR_L	Timer 0 Reload Register—Low Byte	00	W	84
0082	TMR0_DR_H	Timer 0 Data Register—High Byte	00	R	84
	TMR0_RR_H	Timer 0 Reload Register—High Byte	00	W	85
0083	TMR1_CTL	Timer 1 Control Register	00	R/W	82
0084	TMR1_DR_L	Timer 1 Data Register—Low Byte	00	R	83
	TMR1_RR_L	Timer 1 Reload Register—Low Byte	00	W	84
0085	TMR1_DR_H	Timer 1 Data Register—High Byte	00	R	84
	TMR1_RR_H	Timer 1 Reload Register—High Byte	00	W	85
0086	TMR2_CTL	Timer 2 Control Register	00	R/W	82
0087	TMR2_DR_L	Timer 2 Data Register—Low Byte	00	R	83
	TMR2_RR_L	Timer 2 Reload Register—Low Byte	00	W	84
0088	TMR2_DR_H	Timer 2 Data Register—High Byte	00	R	84
	TMR2_RR_H	Timer 2 Reload Register—High Byte	00	W	85
0089	TMR3_CTL	Timer 3 Control Register	00	R/W	82

Table 3. Register Map (Continued)

Address (hex)	Mnemonic	Name	Reset (hex)	CPU Access	Page No
008A	TMR3_DR_L	Timer 3 Data Register—Low Byte	00	R	83
	TMR3_RR_L	Timer 3 Reload Register—Low Byte	00	W	84
008B	TMR3_DR_H	Timer 3 Data Register—High Byte	00	R	84
	TMR3_RR_H	Timer 3 Reload Register—High Byte	00	W	85
008C	TMR4_CTL	Timer 4 Control Register	00	R/W	82
008D	TMR4_DR_L	Timer 4 Data Register—Low Byte	00	R	83
	TMR4_RR_L	Timer 4 Reload Register—Low Byte	00	W	84
008E	TMR4_DR_H	Timer 4 Data Register—High Byte	00	R	84
	TMR4_RR_H	Timer 4 Reload Register—High Byte	00	W	85
008F	TMR5_CTL	Timer 5 Control Register	00	R/W	82
0090	TMR5_DR_L	Timer 5 Data Register—Low Byte	00	R	83
	TMR5_RR_L	Timer 5 Reload Register—Low Byte	00	W	84
0091	TMR5_DR_H	Timer 5 Data Register—High Byte	00	R	84
	TMR5_RR_H	Timer 5 Reload Register—High Byte	00	W	85
0092	TMR_ISS	Timer Input Source Select Register	00	R/W	86
Watchdog Timer					
0093	WDT_CTL	Watchdog Timer Control Register ¹	00/20	R/W	74
0094	WDT_RR	Watchdog Timer Reset Register	XX	W	75
General-Purpose Input/Output Ports					
009A	PB_DR	Port B Data Register ²	XX	R/W	43
009B	PB_DDR	Port B Data Direction Register	FF	R/W	44
009C	PB_ALT1	Port B Alternate Register 1	00	R/W	44
009D	PB_ALT2	Port B Alternate Register 2	00	R/W	44
009E	PC_DR	Port C Data Register ²	XX	R/W	43
009F	PC_DDR	Port C Data Direction Register	FF	R/W	44
00A0	PC_ALT1	Port C Alternate Register 1	00	R/W	44
00A1	PC_ALT2	Port C Alternate Register 2	00	R/W	44
00A2	PD_DR	Port D Data Register ²	XX	R/W	43
00A3	PD_DDR	Port D Data Direction Register	FF	R/W	44

Table 3. Register Map (Continued)

Address (hex)	Mnemonic	Name	Reset (hex)	CPU Access	Page No
00A4	PD_ALT1	Port D Alternate Register 1	00	R/W	44
00A5	PD_ALT2	Port D Alternate Register 2	00	R/W	44
Chip Select/Wait State Generator					
00A8	CS0_LBR	Chip Select 0 Lower Bound Register	00	R/W	67
00A9	CS0_UBR	Chip Select 0 Upper Bound Register	FF	R/W	68
00AA	CS0_CTL	Chip Select 0 Control Register	E8	R/W	69
00AB	CS1_LBR	Chip Select 1 Lower Bound Register	00	R/W	67
00AC	CS1_UBR	Chip Select 1 Upper Bound Register	00	R/W	68
00AD	CS1_CTL	Chip Select 1 Control Register	00	R/W	69
00AE	CS2_LBR	Chip Select 2 Lower Bound Register	00	R/W	67
00AF	CS2_UBR	Chip Select 2 Upper Bound Register	00	R/W	68
00B0	CS2_CTL	Chip Select 2 Control Register	00	R/W	69
00B1	CS3_LBR	Chip Select 3 Lower Bound Register	00	R/W	67
00B2	CS3_UBR	Chip Select 3 Upper Bound Register	00	R/W	68
00B3	CS3_CTL	Chip Select 3 Control Register	00	R/W	69
On-Chip RAM Control					
00B4	RAM_CTL	RAM Control Register	80	R/W	192
00B5	RAM_ADDR_U	RAM Address Upper Byte Register	FF	R/W	192
Serial Peripheral Interface (SPI) Block					
00B8	SPI_BRG_L	SPI Baud Rate Generator Register—Low Byte	02	R/W	136
00B9	SPI_BRG_H	SPI Baud Rate Generator Register— High Byte	00	R/W	136
00BA	SPI_CTL	SPI Control Register	04	R/W	137
00BB	SPI_SR	SPI Status Register	00	R	137
00BC	SPI_TSR	SPI Transmit Shift Register	XX	W	139
	SPI_RBR	SPI Receive Buffer Register	XX	R	139
Infrared Encoder/Decoder Block					
00BF	IR_CTL	Infrared Encoder/Decoder Control	00	R/W	129

Table 3. Register Map (Continued)

Address (hex)	Mnemonic	Name	Reset (hex)	CPU Access	Page No
Universal Asynchronous Receiver/Transmitter 0 (UART0) Block					
00C0	UART0_RBR	UART 0 Receive Buffer Register	XX	R	112
	UART0_THR	UART 0 Transmit Holding Register	XX	W	112
	UART0_BRG_L	UART 0 Baud Rate Generator Register— Low Byte	02	R/W	110
00C1	UART0_IER	UART 0 Interrupt Enable Register	00	R/W	113
	UART0_BRG_H	UART 0 Baud Rate Generator Register— High Byte	00	R/W	111
00C2	UART0_IIR	UART 0 Interrupt Identification Register	01	R	114
	UART0_FCTL	UART 0 FIFO Control Register	00	W	115
00C3	UART0_LCTL	UART 0 Line Control Register	00	R/W	116
00C4	UART0_MCTL	UART 0 Modem Control Register	00	R/W	119
00C5	UART0_LSR	UART 0 Line Status Register	60	R	120
00C6	UART0_MSR	UART 0 Modem Status Register	XX	R	122
00C7	UART0_SPR	UART 0 Scratch Pad Register	00	R/W	123
I²C Block					
00C8	I2C_SAR	I ² C Slave Address Register	00	R/W	154
00C9	I2C_XSAR	I ² C Extended Slave Address Register	00	R/W	155
00CA	I2C_DR	I ² C Data Register	00	R/W	155
00CB	I2C_CTL	I ² C Control Register	00	R/W	157
00CC	I2C_SR	I ² C Status Register	F8	R	158
	I2C_CCR	I ² C Clock Control Register	00	W	160
00CD	I2C_SRR	I ² C Software Reset Register	XX	W	161
Universal Asynchronous Receiver/Transmitter 1 (UART1) Block					
00D0	UART1_RBR	UART 1 Receive Buffer Register	XX	R	112
	UART1_THR	UART 1 Transmit Holding Register	XX	W	112
	UART1_BRG_L	UART 1 Baud Rate Generator Register— Low Byte	02	R/W	110

Table 3. Register Map (Continued)

Address (hex)	Mnemonic	Name	Reset (hex)	CPU Access	Page No
00D1	UART1_IER	UART 1 Interrupt Enable Register	00	R/W	113
	UART1_BRG_H	UART 1 Baud Rate Generator Register— High Byte	00	R/W	111
00D2	UART1_IIR	UART 1 Interrupt Identification Register	01	R	114
	UART1_FCTL	UART 1 FIFO Control Register	00	W	115
00D3	UART1_LCTL	UART 1 Line Control Register	00	R/W	116
00D4	UART1_MCTL	UART 1 Modem Control Register	00	R/W	119
00D5	UART1_LSR	UART 1 Line Status Register	60	R/W	120
00D6	UART1_MSR	UART 1 Modem Status Register	XX	R/W	122
00D7	UART1_SPR	UART 1 Scratch Pad Register	00	R/W	123
Low-Power Control					
00DB	CLK_PPD1	Clock Peripheral Power-Down Register 1	00	R/W	37
00DC	CLK_PPD2	Clock Peripheral Power-Down Register 2	00	R/W	38
Real-Time Clock					
00E0	RTC_SEC	RTC Seconds Register ³	XX	R/W	90
00E1	RTC_MIN	RTC Minutes Register ³	XX	R/W	91
00E2	RTC_HRS	RTC Hours Register ³	XX	R/W	92
00E3	RTC_DOW	RTC Day-of-the-Week Register ³	0X	R/W	93
00E4	RTC_DOM	RTC Day-of-the-Month Register ³	XX	R/W	94
00E5	RTC_MON	RTC Month Register ³	XX	R/W	95
00E6	RTC_YR	RTC Year Register ³	XX	R/W	96
00E7	RTC_CEN	RTC Century Register ³	XX	R/W	97
00E8	RTC_ASEC	RTC Alarm Seconds Register	XX	R/W	98
00E9	RTC_AMIN	RTC Alarm Minutes Register	XX	R/W	99
00EA	RTC_AHRS	RTC Alarm Hours Register	XX	R/W	100
00EB	RTC_ADOW	RTC Alarm Day-of-the-Week Register	0X	R/W	101
00EC	RTC_ACTRL	RTC Alarm Control Register	00	R/W	102
00ED	RTC_CTRL	RTC Control Register ⁴	x0xxx000b/ x0xxxx10b	R/W	103

Table 3. Register Map (Continued)

Address (hex)	Mnemonic	Name	Reset (hex)	CPU Access	Page No
Chip Select Bus Mode Control					
00F0	CS0_BMC	Chip Select 0 Bus Mode Control Register	02	R/W	70
00F1	CS1_BMC	Chip Select 1 Bus Mode Control Register	02	R/W	70
00F2	CS2_BMC	Chip Select 2 Bus Mode Control Register	02	R/W	70
00F3	CS3_BMC	Chip Select 3 Bus Mode Control Register	02	R/W	70
Flash Memory Control Registers					
00F5	FLASH_KEY	Flash Key Register	00	W	198
00F6	FLASH_DATA	Flash Data Register	XX	R/W	199
00F7	FLASH_ADDR_U	Flash Address Upper Byte Register	0	R/W	199
00F8	FLASH_CTRL	Flash Control Register	88	R/W	200
00F9	FLASH_FDIV	Flash Frequency Divider Register ⁵	01	R/W	201
00FA	FLASH_PROT	Flash Write/Erase Protection Register ⁵	FF	R/W	202
00FB	FLASH_IRQ	Flash Interrupt Control Register	00	R/W	204
00FC	FLASH_PAGE	Flash Page Select Register	00	R/W	205
00FD	FLASH_ROW	Flash Row Select Register	00	R/W	205
00FE	FLASH_COL	Flash Column Select Register	00	R/W	206
00FF	FLASH_PGCTL	Flash Program Control Register	00	R/W	207

Notes

1. After an external pin reset, the Watchdog Timer Control register is reset to 00h. After a Watchdog Timer time-out reset, the Watchdog Timer Control register is reset to 20h.
2. When the CPU reads this register, the current sampled value of the port is read.
3. Read Only if RTC registers are locked; Read/Write if RTC registers are unlocked.
4. After an external pin reset or a Watchdog Timer reset, the RTC Control register is reset to x0xxxx00b. After an RTC Alarm sleep-mode recovery reset, the RTC Control register is reset to x0xxxx10b.
5. Read Only if Flash Memory is locked. Read/Write if Flash Memory is unlocked.

eZ80[®] CPU Core

The eZ80[®] is the first 8-bit CPU to support 16 MB linear addressing. Each software module or task under a real-time executive or operating system can operate in Z80[®] compatible (64 KB) mode or full 24-bit (16 MB) address mode.

The CPU instruction set is a superset of the instruction sets for the Z80 and Z180 CPUs. Z80 and Z180 programs can be executed on an eZ80 CPU with little or no modification.

Features

The eZ80 CPU features include:

- Code-compatible with Z80 and Z180 products
- 24-bit linear address space
- Single-cycle instruction fetch
- Pipelined fetch, decode, and execute
- Dual Stack Pointers for ADL (24-bit) and Z80 (16-bit) memory modes
- 24-bit CPU registers and ALU (Arithmetic Logic Unit)
- Debug support
- Nonmaskable Interrupt (NMI), plus support for 128 maskable vectored interrupts

For more information about the eZ80 CPU and its instruction set, refer to the *eZ80 CPU User Manual (UM0077)*.

Reset

Reset Operation

The Reset controller within the eZ80F92 device provides a consistent reset function for all types of resets that can affect the system. A system reset, referred in this document as RESET, returns the eZ80F92 device to a defined state. All internal registers affected by RESET return to their default conditions. RESET configures the GPIO port pins as inputs and clears the CPU's Program Counter to 000000h. Program code execution ceases during RESET.

The events that can cause a RESET are:

- Power-On Reset (POR)
- Low-Voltage Brownout (VBO)
- External $\overline{\text{RESET}}$ pin assertion
- Watchdog Timer (WDT) time-out when configured to generate a RESET
- Real-Time Clock alarm with the CPU in low-power SLEEP mode
- Execution of a debug reset command

During a RESET, an internal RESET mode timer holds the system in RESET mode for 257 system clock (SCLK) cycles. The RESET mode timer begins incrementing on the next rising edge of SCLK following deactivation of all RESET events.

► **Note:** *You must determine if 257 SCLK cycles provides sufficient time for the primary crystal oscillator to stabilize.*

Power-On Reset

A Power-On Reset (POR) occurs each time the supply voltage to the part rises from below the Voltage Brownout threshold to above the POR voltage threshold (V_{POR}). The internal bandgap-referenced voltage detector sends a continuous RESET signal to the Reset controller until the supply voltage (V_{CC}) exceeds the POR voltage threshold. After V_{CC} rises above V_{POR} , an on-chip analog delay element briefly maintains the RESET signal to the Reset controller (T_{ANA}). After this analog delay, the eZ80F92 device is in RESET mode until the RESET mode timer expires. POR operation is displayed in [Figure 3](#) on page 33. The signals in this figure are not drawn to scale and are for displaying purposes only.




Figure 3. Power-On Reset Operation

Voltage Brownout Reset

If, after program execution begins, the supply voltage (V_{CC}) drops below the Voltage Brownout threshold (V_{VBO}), the eZ80F92 device resets. The VBO protection circuitry detects the low supply voltage and initiates the RESET via the Reset controller.

The eZ80F92 device remains in RESET mode until the supply voltage again returns above the POR voltage threshold (V_{POR}) and the Reset controller releases the internal RESET signal. The VBO circuitry rejects very short negative brown-out pulses to prevent spurious RESET events. VBO operation is displayed in [Figure 4](#) on page 34. The signals in this figure are not drawn to scale and are for displaying purposes only.




Figure 4. Voltage Brownout Reset Operation

Low-Power Modes

Overview

The eZ80F92 device provides a range of power-saving features. The highest level of power reduction is provided by SLEEP mode. The next level of power reduction is provided by the HALT instruction. The lowest level of power reduction is provided by the clock peripheral power-down registers.

SLEEP Mode

Execution of the CPU's SLEEP instruction (SLP) places the eZ80F92 device into SLEEP mode. In SLEEP mode, the operating characteristics are:

- The primary crystal oscillator is disabled
- The system clock is disabled
- The CPU is idle
- The Program Counter (PC) stops incrementing
- The 32 kHz crystal oscillator continues to operate and drive the Real-Time Clock and the Watchdog Timer (if WDT is configured to operate from the 32 kHz oscillator)

The CPU can be brought out of SLEEP mode by any of the following operations:

- A RESET via the external $\overline{\text{RESET}}$ pin driven Low
- A RESET via a Real-Time Clock alarm
- A RESET via execution of a Debug Reset command

After exiting SLEEP mode, the standard RESET delay occurs to allow the primary crystal oscillator to stabilize. See Reset on page 32 for more information.



Caution: During SLEEP mode, the CPU freezes the last address and drives the address bus with this value. The GPIO ports remain as configured by the user. Prior to entering SLEEP mode, the data bus is driven Low and the control signals MREQ, CS3:0, INSTRD, BUSACK, IOREQ, RD, and WR are driven High.

HALT Mode

Execution of the CPU's HALT instruction places the eZ80F92 device into HALT mode. In HALT mode, the operating characteristics are:

- Primary crystal oscillator is enabled and continues to operate
- The system clock is enabled and continues to operate
- The CPU is idle
- The Program Counter (PC) stops incrementing

The CPU can be brought out of HALT mode by any of the following operations:

- A nonmaskable interrupt (NMI)
- A maskable interrupt
- A RESET via the external $\overline{\text{RESET}}$ pin driven Low
- A Watchdog Timer time-out (if configured to generate either an NMI or RESET upon time-out)
- A RESET via execution of a Debug RESET command

To minimize current in HALT mode, the system clock should be disabled for all unused on-chip peripherals via the Clock Peripheral Power-Down Registers.



Caution: During HALT mode, the CPU freezes the last address and drives the address bus with this value. The GPIO Ports remain as configured by the user. Prior to entering HALT mode, the data bus is driven Low and the control signals MREQ, CS3:0, INSTRD, BUSACK, IOREQ, RD, and WR are driven High.

Clock Peripheral Power-Down Registers

To reduce power, the Clock Peripheral Power-Down Registers allow the system clock to be disabled unused on-chip peripherals. Upon RESET, all peripherals are enabled. The clock to unused peripherals can be disabled by setting the appropriate bit in the Clock Peripheral Power-Down Registers to 1. When powered down, the peripherals are completely disabled. To re-enable, the bit in the Clock Peripheral Power-Down Registers must be cleared to 0.

Many peripherals feature separate enable/disable control bits that must be appropriately set for operation. These peripheral specific enable/disable bits do not provide the same level of power reduction as the Clock Peripheral Power-Down Registers. When powered down, the standard peripheral control registers are not accessible for Read or Write access. See [Table 4](#) and [Table 5](#) on pages 37 and 38.

Table 4. Clock Peripheral Power-Down Register; (CLK_PPD1 = 00DBh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W

Note: R/W = Read/Write; R = Read Only.

Bit Position	Value	Description
7 GPIO_D_OFF	1	System clock to GPIO Port D is powered down. Port D alternate functions do not operate correctly.
	0	System clock to GPIO Port D is powered up.
6 GPIO_C_OFF	1	System clock to GPIO Port C is powered down. Port C alternate functions do not operate correctly.
	0	System clock to GPIO Port C is powered up.
5 GPIO_B_OFF	1	System clock to GPIO Port B is powered down. Port B alternate functions do not operate correctly.
	0	System clock to GPIO Port B is powered up.
4		Reserved.
3 SPI_OFF	1	System clock to SPI is powered down.
	0	System clock to SPI is powered up.
2 I2C_OFF	1	System clock to I ² C is powered down.
	0	System clock to I ² C is powered up.
1 UART1_OFF	1	System clock to UART1 is powered down.
	0	System clock to UART1 is powered up.
0 UART0_OFF	1	System clock to UART0 and IrDA endec is powered down.
	0	System clock to UART0 and IrDA endec is powered up.

Table 5. Clock Peripheral Power-Down Register 2; (CLK_PPD2 = 00DCh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write; R = Read Only.

Bit Position	Value	Description
7 PHI_OFF	1	PHI Clock output is disabled (output is high-impedance).
	0	PHI Clock output is enabled.
6	0	Reserved.
5 PRT5_OFF	1	System clock to PRT5 is powered down.
	0	System clock to PRT5 is powered up.
4 PRT4_OFF	1	System clock to PRT4 is powered down.
	0	System clock to PRT4 is powered up.
3 PRT3_OFF	1	System clock to PRT3 is powered down.
	0	System clock to PRT3 is powered up.
2 PRT2_OFF	1	System clock to PRT2 is powered down.
	0	System clock to PRT2 is powered up.
1 PRT1_OFF	1	System clock to PRT1 is powered down.
	0	System clock to PRT1 is powered up.
0 PRT0_OFF	1	System clock to PRT0 is powered down.
	0	System clock to PRT0 is powered up.

General-Purpose Input/Output

GPIO Overview

The eZ80F92 device features 24 General-Purpose Input/Output (GPIO) pins. The GPIO pins are assembled as three 8-bit ports—Port B, Port C, and Port D. All port signals can be configured for use as either inputs or outputs. In addition, all of the port pins can be used as vectored interrupt sources for the CPU.

GPIO Operation

The GPIO operation is the same for all three GPIO ports (Ports B, C, and D). Each port features eight GPIO port pins. The operating mode for each pin is controlled by four bits that are divided between four 8-bit registers.

These GPIO mode control registers are:

- Port *x* Data Register (Px_DR)
- Port *x* Data Direction Register (Px_DDR)
- Port *x* Alternate Register 1 (Px_ALT1)
- Port *x* Alternate Register 2 (Px_ALT2)

where *x* can be *B*, *C*, or *D* representing any of the three GPIO ports B, C, or D. The mode for each pin is controlled by setting each register bit pertinent to the pin to be configured. For example, the operating mode for Port B Pin 7 (PB7), is set by the values contained in PB_DR[7], PB_DDR[7], PB_ALT1[7], and PB_ALT2[7].

The combination of the GPIO control register bits allows individual configuration of each port pin for nine modes. In all modes, reading of the Port *x* Data register returns the sampled state, or level, of the signal on the corresponding pin. [Table 6](#) lists the function of each port signal based upon these four register bits. After a RESET event, all GPIO port pins are configured as standard digital inputs, with interrupts disabled.

Table 6. GPIO Mode Selection

GPIO Mode	Px_ALT2 Bits7:0	Px_ALT1 Bits7:0	Px_DDR Bits7:0	Px_DR Bits7:0	Port Mode	Output
1	0	0	0	0	Output	0
	0	0	0	1	Output	1

Table 6. GPIO Mode Selection (Continued)

GPIO Mode	Px_ALT2 Bits7:0	Px_ALT1 Bits7:0	Px_DDR Bits7:0	Px_DR Bits7:0	Port Mode	Output
2	0	0	1	0	Input from pin	High impedance
	0	0	1	1	Input from pin	High impedance
3	0	1	0	0	Open-drain output	0
	0	1	0	1	Open-drain I/O	High impedance
4	0	1	1	0	Open-source I/O	High impedance
	0	1	1	1	Open-source output	1
5	1	0	0	0	Reserved	High impedance
6	1	0	0	1	Interrupt—dual edge triggered	High impedance
7	1	0	1	0	Port B, C, or D—alternate function controls port I/O	
	1	0	1	1	Port B, C, or D—alternate function controls port I/O	
8	1	1	0	0	Interrupt—active Low	High impedance
	1	1	0	1	Interrupt—active High	High impedance
9	1	1	1	0	Interrupt—falling edge triggered	High impedance
	1	1	1	1	Interrupt—rising edge triggered	High impedance

GPIO Mode 1—The port pin is configured as a standard digital output pin. The value written to the Port *x* Data register (Px_DR) is presented on the pin.

GPIO Mode 2—The port pin is configured as a standard digital input pin. The output is tristated (high impedance). The value stored in the Port *x* Data register produces no effect. As in all modes, a Read from the Port *x* Data register returns the pin’s value. GPIO Mode 2 is the default operating mode following a RESET.

GPIO Mode 3—The port pin is configured as open-drain I/O. The GPIO pins do not feature an internal pull-up to the supply voltage. To employ the GPIO pin in OPEN-DRAIN mode, an external pull-up resistor must connect the pin to the supply voltage. Writing a 0 to the Port *x* Data register outputs a Low at the pin. Writing a 1 to the Port *x* Data register results in high-impedance output.

GPIO Mode 4—The port pin is configured as open-source I/O. The GPIO pins do not feature an internal pull-down to the supply ground. To employ the GPIO pin in OPEN-SOURCE mode, an external pull-down resistor must connect the pin to the supply ground. Writing a 1 to the Port *x* Data register outputs a High at the pin. Writing a 0 to the Port *x* Data register results in a high-impedance output.

GPIO Mode 5—Reserved. This pin produces high-impedance output.

GPIO Mode 6—This bit enables a dual edge-triggered interrupt mode. Both a rising and a falling edge on the pin cause an interrupt request to be sent to the CPU. Writing a 1 to the Port x Data register bit position resets the corresponding interrupt request. Writing a 0 produces no effect. The programmer must set the Port x Data register before entering the edge-triggered interrupt mode.

GPIO Mode 7—For Ports B, C, and D, the port pin is configured to pass control over to the alternate (secondary) functions assigned to the pin. For example, the alternate mode function for PC7 is \overline{RII} and the alternate mode function for PB4 is the Timer 4 Out. When GPIO Mode 7 is enabled, the pin output data and pin tristated control come from the alternate function's data output and tristate control, respectively. The value in the Port x Data register produces no effect on operation.

► **Note:** *Input signals are sampled by the system clock before being passed to the alternate function input.*

GPIO Mode 8—The port pin is configured for level-sensitive interrupt modes. An interrupt request is generated when the level at the pin is the same as the level stored in the Port x Data register. The port pin value is sampled by the system clock. The input pin must be held at the selected interrupt level for a minimum of 2 clock periods to initiate an interrupt. The interrupt request remains active as long as this condition is maintained at the external source.

GPIO Mode 9—The port pin is configured for single edge-triggered interrupt mode. The value in the Port x Data register determines if a positive or negative edge causes an interrupt request. A 0 in the Port x Data register bit sets the selected pin to generate an interrupt request for falling edges. A 1 in the Port x Data register bit sets the selected pin to generate an interrupt request for rising edges. The interrupt request remains active until a 1 is written to the corresponding interrupt request of the Port x Data register bit. Writing a 0 produces no effect on operation. The programmer must set the Port x Data register before entering the edge-triggered interrupt mode.

A simplified block diagram of a GPIO port pin is displayed in [Figure 5](#) on page 42.




Figure 5. GPIO Port Pin Block Diagram

GPIO Interrupts

Each port pin can be used as an interrupt source. Interrupts can be either level- or edge-triggered.

Level-Triggered Interrupts

When the port is configured for level-triggered interrupts, the corresponding port pin is tristated. An interrupt request is generated when the level at the pin is the same as the level stored in the Port x Data register. The port pin value is sampled by the system clock. The input pin must be held at the selected interrupt level for a minimum of 2 consecutive clock cycles to initiate an interrupt. The interrupt request remains active as long as this condition is maintained at the external source.

For example, if PD3 is programmed for low-level interrupt and the pin is forced Low for 2 consecutive clock cycles, an interrupt request signal is generated from that port pin and sent to the CPU. The interrupt request signal remains active until the external device driving PD3 forces the pin High.

Edge-Triggered Interrupts

When the port is configured for edge-triggered interrupts, the corresponding port pin is tristated. If the pin receives the correct edge from an external device, the port pin generates

an interrupt request signal to the CPU. Any time a port pin is configured for edge-triggered interrupt, writing a 1 to that pin's Port *x* Data register causes a reset of the edge-detected interrupt. The programmer must set the bit in the Port *x* Data register to 1 before entering either single or dual edge-triggered interrupt mode for that port pin.

When configured for dual edge-triggered interrupt mode (GPIO Mode 6), both a rising and a falling edge on the pin cause an interrupt request to be sent to the CPU.

When configured for single edge-triggered interrupt mode (GPIO Mode 9), the value in the Port *x* Data register determines if a positive or negative edge causes an interrupt request. A 0 in the Port *x* Data register bit sets the selected pin to generate an interrupt request for falling edges. A 1 in the Port *x* Data register bit sets the selected pin to generate an interrupt request for rising edges.

GPIO Control Registers

The 12 GPIO Control Registers operate in groups of four with a set for each Port (B, C, and D). Each GPIO port features a Port Data register, Port Data Direction register, Port Alternate register 1, and Port Alternate register 2.

Port *x* Data Registers

When the port pins are configured for one of the output modes, the data written to the Port *x* Data registers, listed in [Table 7](#), are driven on the corresponding pins. In all modes, reading from the Port *x* Data registers always returns the current sampled value of the corresponding pins.

When the port pins are configured as edge-triggered interrupt sources, writing a 1 to the corresponding bit in the Port *x* Data register clears the interrupt signal that is sent to the CPU. When the port pins are configured for edge-selectable interrupts or level-sensitive interrupts, the value written to the Port *x* Data register bit selects the interrupt edge or interrupt level. See [Table 6](#) on page 39 for more information.

Table 7. Port *x* Data Registers; (PB_DR = 009Ah, PC_DR = 009Eh, PD_DR = 00A2h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: X = Undefined; R/W = Read/Write.								

Port x Data Direction Registers

In conjunction with the other GPIO Control Registers, the Port *x* Data Direction registers, listed in [Table 8](#), control the operating modes of the GPIO port pins. See [Table 6](#) on page 39 for more information.

Table 8. Port x Data Direction Registers; (PB_DDR = 009Bh, PC_DDR = 009Fh, PD_DDR = 00A3h)

Bit	7	6	5	4	3	2	1	0
Reset	1	1	1	1	1	1	1	1
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Port x Alternate Register 1

In conjunction with the other GPIO Control Registers, the Port *x* Alternate Register 1, listed in [Table 9](#), control the operating modes of the GPIO port pins. See [Table 6](#) on page 39 for more information.

Table 9. Port x Alternate Registers 1; (PB_ALT1 = 009Ch, PC_ALT1 = 00A0h, PD_ALT1 = 00A4h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Port x Alternate Register 2

In conjunction with the other GPIO Control Registers, the Port *x* Alternate Register 2, listed in [Table 10](#), control the operating modes of the GPIO port pins. See [Table 6](#) on page 39 for more information.

Table 10. Port x Alternate Registers 2; (PB_ALT2 = 009Dh, PC_ALT2 = 00A1h, PD_ALT2 = 00A5h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Interrupt Controller

The interrupt controller on the eZ80F92 device routes the interrupt request signals from the internal peripherals and external devices (via the GPIO pins) to the CPU.

Maskable Interrupts

On the eZ80F92 device, all maskable interrupts use the CPU's vectored interrupt function. [Table 11](#) lists the low-byte vector for each of the maskable interrupt sources. The maskable interrupt sources are listed in order of priority, with vector 00h being the highest-priority interrupt. The full 16-bit interrupt vector is located at starting address {I[7:0], IVECT[7:0]} where I[7:0] is the CPU's Interrupt Page Address Register.

Table 11. Interrupt Vector Sources by Priority

Vector	Source	Vector	Source	Vector	Source	Vector	Source
00h	Unused	1Ah	UART 1	34h	Port B 2	4Eh	Port C 7
02h	Unused	1Ch	I ² C	36h	Port B 3	50h	Port D 0
04h	Unused	1Eh	SPI	38h	Port B 4	52h	Port D 1
06h	Unused	20h	Unused	3Ah	Port B 5	54h	Port D 2
08h	Flash	22h	Unused	3Ch	Port B 6	56h	Port D 3
0Ah	PRT 0	24h	Unused	3Eh	Port B 7	58h	Port D 4
0Ch	PRT 1	26h	Unused	40h	Port C 0	5Ah	Port D 5
0Eh	PRT 2	28h	Unused	42h	Port C 1	5Ch	Port D 6
10h	PRT 3	2Ah	Unused	44h	Port C 2	5Eh	Port D 7
12h	PRT 4	2Ch	Unused	46h	Port C 3	60h	Unused
14h	PRT 5	2Eh	Unused	48h	Port C 4	62h	Unused
16h	RTC	30h	Port B 0	4Ah	Port C 5	64h	Unused
18h	UART 0	32h	Port B 1	4Ch	Port C 6	66h	Unused

Note: Absolute locations 00h, 08h, 10h, 18h, 20h, 28h, 30h, 38h, and 66h are reserved for hardware reset, NMI, and the RST instruction.

Your program must store the starting address of the interrupt service routine (ISR) in the two-byte interrupt vector locations. For example, for ADL mode the two-byte address for the SPI interrupt service routine would be stored at {00h, I[7:0], 1Eh} and {00h, I[7:0], 1Fh}. In Z80[®] mode, the two-byte address for the SPI interrupt service routine would be

stored at {MBASE[7:0], I[7:0], 1Eh} and {MBASE, I[7:0], 1Fh}. The least-significant byte is stored at the lower address.

When any one or more of the interrupt requests (IRQs) become active, an interrupt request is generated by the interrupt controller and sent to the CPU. The corresponding 8-bit interrupt vector for the highest-priority interrupt is placed on the 8-bit interrupt vector bus, IVECT[7:0]. The interrupt vector bus is internal to the eZ80F92 device and is therefore not visible externally.

The response time of the CPU to an interrupt request is a function of the current instruction being executed as well as the number of wait states being asserted. The interrupt vector, {I[7:0], IVECT[7:0]}, is visible on the address bus, ADDR[15:0], when the interrupt service routine begins. The response of the CPU to a vectored interrupt on the eZ80F92 device is listed in Table 12. Interrupt sources are required to be active until the interrupt service routine starts. It is recommended that the Interrupt Page Address Register (I) value be changed by the user from its default value of 00h as this address can create conflicts between the nonmaskable interrupt vector, the RST instruction addresses, and the maskable interrupt vectors.

Table 12. Vectored Interrupt Operation

Memory Mode	ADL Bit	MADL Bit	Operation
Z80 [®] Mode	0	0	<p>Read the LSB of the interrupt vector placed on the internal vectored interrupt bus, IVECT [7:0], by the interrupting peripheral.</p> <ul style="list-style-type: none"> • IEF1 ← 0 • IEF2 ← 0 • The Starting Program Counter is effectively {MBASE, PC[15:0]} • Push the 2-byte return address PC[15:0] onto the ({MBASE, SPS}) stack • The ADL mode bit remains cleared to 0 • The interrupt vector address is located at {MBASE, I[7:0], IVECT[7:0]} • PC[15:0] ← ({MBASE, I[7:0], IVECT[7:0]}) • The ending Program Counter is effectively {MBASE, PC[15:0]} • The interrupt service routine must end with RETI
ADL Mode	1	0	<p>Read the LSB of the interrupt vector placed on the internal vectored interrupt bus, IVECT [7:0], by the interrupting peripheral.</p> <ul style="list-style-type: none"> • IEF1 ← 0 • IEF2 ← 0 • The Starting Program Counter is PC[23:0] • Push the 3-byte return address, PC[23:0], onto the SPL stack • The ADL mode bit remains set to 1 • The interrupt vector address is located at {00h, I[7:0], IVECT[7:0]} • PC[15:0] ← ({00h, I[7:0], IVECT[7:0]}) • The ending Program Counter is {00h, PC[15:0]} • The interrupt service routine must end with RETI

Table 12. Vectored Interrupt Operation (Continued)

Memory Mode	ADL Bit	MADL Bit	Operation
Z80 [®] Mode	0	1	<p>Read the LSB of the interrupt vector placed on the internal vectored interrupt bus, IVECT[7:0], bus by the interrupting peripheral.</p> <ul style="list-style-type: none"> • IEF1 ← 0 • IEF2 ← 0 • The Starting Program Counter is effectively {MBASE, PC[15:0]} • Push the 2-byte return address, PC[15:0], onto the SPL stack • Push a 00h byte onto the SPL stack to indicate an interrupt from Z80[®] mode (because ADL = 0) • Set the ADL mode bit to 1 • The interrupt vector address is located at {00h, I[7:0], IVECT[7:0]} • PC[15:0] ← ({00h, I[7:0], IVECT[7:0]}) • The ending Program Counter is {00h, PC[15:0]} • The interrupt service routine must end with RETI.L
ADL Mode	1	1	<p>Read the LSB of the interrupt vector placed on the internal vectored interrupt bus, IVECT [7:0], by the interrupting peripheral.</p> <ul style="list-style-type: none"> • IEF1 ← 0 • IEF2 ← 0 • The Starting Program Counter is PC[23:0] • Push the 3-byte return address, PC[23:0], onto the SPL stack • Push a 01h byte onto the SPL stack to indicate a restart from ADL mode (because ADL = 1) • The ADL mode bit remains set to 1 • The interrupt vector address is located at {00h, I[7:0], IVECT[7:0]} • PC[15:0] ← ({00h, I[7:0], IVECT[7:0]}) • The ending Program Counter is {00h, PC[15:0]} • The interrupt service routine must end with RETI.L

Nonmaskable Interrupts

An active Low input on the $\overline{\text{NMI}}$ pin generates an interrupt request to the CPU. This non-maskable interrupt is always serviced by the CPU regardless of the state of the Interrupt Enable flags (IEF1 and IEF2). The nonmaskable interrupt is prioritized higher than all maskable interrupts. The response of the CPU to a nonmaskable interrupt is described in detail in the *eZ80[®] CPU User Manual (UM0077)*.

Chip Selects and Wait States

The eZ80F92 device generates four Chip Selects for external devices. Each Chip Select may be programmed to access either memory space or I/O space. The Memory Chip Selects can be individually programmed on a 64 KB boundary. The I/O Chip Selects can each choose a 256-byte section of I/O space. In addition, each Chip Select may be programmed for up to 7 wait states.

Memory and I/O Chip Selects

Each of the Chip Selects can be enabled for either the memory address space or the I/O address space, but not both. To select the memory address space for a particular Chip Select, CSX_IO (CSx_CTL[4]) must be reset to 0. To select the I/O address space for a particular Chip Select, CSX_IO must be set to 1. After RESET, the default is for all Chip Selects to be configured for the memory address space. For either the memory address space or the I/O address space, the individual Chip Selects must be enabled by setting CSx_EN (CSx_CTL[3]) to 1.

Memory Chip Select Operation

Operation of each of the Memory Chip Selects is controlled by three control registers. To enable a particular Memory Chip Select, the following conditions must be met:

- The Chip Select is enabled by setting CSx_EN to 1
- The Chip Select is configured for Memory by clearing CSX_IO to 0
- The address is in the associated Chip Select range:
 $CSx_LBR[7:0] \leq ADDR[23:16] \leq CSx_UBR[7:0]$
- No higher priority (lower number) Chip Select meets the above conditions
- A memory access instruction must be executing

If all of the foregoing conditions are met to generate a Memory Chip Select, then the following actions occur:

- The appropriate Chip Select— $\overline{CS0}$, $\overline{CS1}$, $\overline{CS2}$, or $\overline{CS3}$ —is asserted (driven Low)
- \overline{MREQ} is asserted (driven Low)
- Depending upon the instruction, either \overline{RD} or \overline{WR} is asserted (driven Low)

If the upper and lower bounds are set to the same value ($CSx_UBR = CSx_LBR$), then a particular Chip Select is valid for a single 64 KB page.

Memory Chip Select Priority

A lower-numbered Chip Select is granted priority over a higher-numbered Chip Select. For example, if the address space of Chip Select 0 overlaps the Chip Select 1 address space, Chip Select 0 is active.

Reset States

On RESET, Chip Select 0 is active for all addresses, because its Lower Bound register resets to 00h and its Upper Bound register resets to FFh. All of the other Chip Select Lower and Upper Bound registers reset to 00h.

Memory Chip Select Example

The use of Memory Chip Selects is displayed in [Figure 6](#). The associated control register values listed in [Table 13](#) on page 50. In this example, all 4 Chip Selects are enabled and configured for memory addresses. Also, CS1 overlaps with CS0. As CS0 is prioritized higher than CS1, CS1 is not active for much of its defined address space.




Figure 6. Example: Memory Chip Select

Table 13. Register Values for Memory Chip Select Example in Figure 6

Chip Select	CSx_CTL[3] CSx_EN	CSx_CTL[4] CSx_IO	CSx_LBR	CSx_UBR	Description
CS0	1	0	00h	7Fh	CS0 is enabled as a Memory Chip Select. Valid addresses range from 000000h–7FFFFFFh.
CS1	1	0	00h	9Fh	CS1 is enabled as a Memory Chip Select. Valid addresses range from 800000h–9FFFFFFh.
CS2	1	0	A0h	CFh	CS2 is enabled as a Memory Chip Select. Valid addresses range from A00000h–CFFFFFFh.
CS3	1	0	D0h	FFh	CS3 is enabled as a Memory Chip Select. Valid addresses range from D00000h–FFFFFFh.

I/O Chip Select Operation

I/O Chip Selects can only be active when the CPU is performing I/O instructions. Because the I/O space is separate from the memory space in the eZ80F92 device, there can never be a conflict between I/O and memory addresses.

The eZ80F92 device supports a 16-bit I/O address. The I/O Chip Select logic decodes the High byte of the I/O address, ADDR[15:8]. Because the upper byte of the address bus, ADDR[23:16], is ignored, the I/O devices can always be accessed from within any memory mode (ADL or Z80[®]). The MBASE offset value used for setting the Z80 MEMORY mode page is also always ignored.

Four I/O Chip Selects are available with the eZ80F92 device. To generate a particular I/O Chip Select, the following conditions must be met:

- The Chip Select is enabled by setting CSX_EN to 1
- The Chip Select is configured for I/O by setting CSX_IO to 1
- An I/O Chip Select address match occurs—ADDR[15:8] = CSx_LBR[7:0]
- No higher-priority (lower-number) Chip Select meets the above conditions
- The I/O address is not within the on-chip peripheral address range 0080h–00FFh. On-chip peripheral registers assume priority for all addresses where:

$$0080h \leq ADDR[15:0] \leq 00FFh$$
- An I/O instruction must be executing

If all of the foregoing conditions are met to generate an I/O Chip Select, then the following actions occur:

- The appropriate Chip Select— $\overline{CS0}$, $\overline{CS1}$, $\overline{CS2}$, or $\overline{CS3}$ —is asserted (driven Low)
- \overline{IORQ} is asserted (driven Low)
- Depending upon the instruction, either \overline{RD} or \overline{WR} is asserted (driven Low)

WAIT States

For each of the Chip Selects, programmable WAIT states can be asserted to provide external devices with additional clock cycles to complete their Read or Write operations. The number of WAIT states for a particular Chip Select is controlled by the 3-bit field CS_x_WAIT (CS_x_CTL[7:5]). The WAIT states can be independently programmed to provide 0 to 7 WAIT states for each Chip Select. The WAIT states idle the CPU for the specified number of system clock cycles.

\overline{WAIT} Input Signal

Similar to the programmable WAIT states, an external peripheral can drive the \overline{WAIT} input pin to force the CPU to provide additional clock cycles to complete its Read or Write operation. Driving the \overline{WAIT} pin Low stalls the CPU. The CPU resumes operation on the first rising edge of the internal system clock following deassertion of the \overline{WAIT} pin.



Caution:

If the \overline{WAIT} pin is to be driven by an external device, the corresponding Chip Select for the device must be programmed to provide at least one WAIT state. Due to input sampling of the \overline{WAIT} input pin (displayed in Figure 7), one programmable WAIT state is required to allow the external peripheral sufficient time to assert the \overline{WAIT} pin. It is recommended that the corresponding Chip Select for the external device be programmed to provide the maximum number of WAIT states (seven).




Figure 7.Wait Input Sampling Block Diagram

An example of WAIT state operation is displayed in Figure 8. In this example, the Chip Select is configured to provide a single WAIT state. The external peripheral being accessed drives the $\overline{\text{WAIT}}$ pin Low to request assertion of an additional WAIT state. If the $\overline{\text{WAIT}}$ pin is asserted for additional system clock cycles, WAIT states are added until the $\overline{\text{WAIT}}$ pin is deasserted (High).




Figure 8. Example: Wait State Operation Read Operation

Chip Selects During Bus Request/Bus Acknowledge Cycles

When the CPU relinquishes the address bus to an external peripheral in response to an external bus request ($\overline{\text{BUSREQ}}$), it drives the bus acknowledge pin ($\overline{\text{BUSACK}}$) Low. The external peripheral can then drive the address bus (and data bus). The CPU continues to generate Chip Select signals in response to the address on the bus. External devices cannot access the internal registers of the eZ80F92 device.

Bus Mode Controller

The bus mode controller allows the address and data bus timing and signal formats of the eZ80F92 device to be configured to connect seamlessly with external eZ80[®], Z80[®]-, Intel-, or Motorola-compatible devices. Bus modes for each of the chip selects can be configured independently using the Chip Select Bus Mode Control Registers. The number of CPU system clock cycles per bus mode state is also independently programmable. For Intel[™] bus mode, multiplexed address and data can be selected in which the lower byte of the address and the data byte both use the data bus, DATA[7:0]. Each of the bus modes is explained in more detail in the following sections.

eZ80 Bus Mode

Chip selects configured for eZ80 bus mode do not modify the bus signals from the CPU. The timing diagrams for external Memory and I/O Read and Write operations are shown in the [AC Characteristics](#) section on page 229. The default mode for each chip select is eZ80 mode.

Z80 Bus Mode

Chip selects configured for Z80 mode modify the CPU bus signals to match the Z80 microprocessor address and data bus interface signal format and timing. During read operations, the Z80 bus mode employs three states (T1, T2, and T3) as listed in [Table 14](#).

Table 14. Z80 Bus Mode Read States

STATE T1	The Read cycle begins in State T1. The CPU drives the address onto the address bus and the associated Chip Select signal is asserted.
STATE T2	During State T2, the \overline{RD} signal is asserted. Depending upon the instruction, either the \overline{MREQ} or \overline{IORQ} signal is asserted. If the external WAIT pin is driven Low at least one CPU system clock cycle prior to the end of State T2, additional WAIT states (T_{WAIT}) are asserted until the WAIT pin is driven High.
STATE T3	During State T3, no bus signals are altered. The data is latched by the eZ80F92 device at the rising edge of the CPU system clock at the end of State T3.

During Write operations, Z80 bus mode employs three states (T1, T2, and T3) as listed in [Table 14](#).

Table 15. Z80 Bus Mode Write States

STATE T1	The Write cycle begins in State T1. The CPU drives the address onto the address bus, the associated Chip Select signal is asserted.
STATE T2	During State T2, the \overline{WR} signal is asserted. Depending upon the instruction, either the \overline{MREQ} or \overline{IORQ} signal is asserted. If the external \overline{WAIT} pin is driven Low at least one CPU system clock cycle prior to the end of State T2, additional WAIT states (T_{WAIT}) are asserted until the \overline{WAIT} pin is driven High.
STATE T3	During State T3, no bus signals are altered.

Z80[®] bus mode Read and Write timing is displayed in [Figure 9](#) and [Figure 10](#) on page 55. The Z80 bus mode states can be configured for 1 to 15 CPU system clock cycles. In the figures, each Z80 bus mode state is two CPU system clock cycles in duration. [Figure 9](#) and [Figure 10](#) on page 55 also display the assertion of 1 wait state (T_{WAIT}) by the external peripheral during each Z80 bus mode cycle.




Figure 9. Example: Z80 Bus Mode Read Timing




Figure 10. Example: Z80® Bus Mode Write Timing

Intel™ Bus Mode

Chip selects configured for Intel bus mode modify the CPU bus signals to duplicate a four-state memory transfer similar to that found on Intel-style microcontrollers. The bus signals and eZ80F92 device pins are mapped as displayed in Figure 11 on page 56. In Intel bus mode, you can select either multiplexed or nonmultiplexed address and data buses. In non-multiplexed operation, the address and data buses are separate. In multiplexed operation, the lower byte of the address, ADDR[7:0], also appears on the data bus, DATA[7:0], during State T1 of the Intel bus mode cycle. During multiplexed operation, the lower byte of the address bus also appears on the address bus in addition to the data bus.




Figure 11. Intel™ Bus Mode Signal and Pin Mapping

Intel Bus Mode (Separate Address and Data Buses)

During Read operations with separate address and data buses, the Intel bus mode employs 4 states (T1, T2, T3, and T4) as listed in [Table 16](#).

Table 16. Intel Bus Mode Read States (Separate Address and Data Buses)

STATE T1	The Read cycle begins in State T1. The CPU drives the address onto the address bus and the associated Chip Select signal is asserted. The CPU drives the ALE signal High at the beginning of T1. During the middle of T1, the CPU drives ALE Low to facilitate the latching of the address.
STATE T2	During State T2, the CPU asserts the \overline{RD} signal. Depending on the instruction, either the MREQ or IORQ signal is asserted.

Table 16. Intel Bus Mode Read States (Separate Address and Data Buses (Continued))

STATE T3	During State T3, no bus signals are altered. If the external READY ($\overline{\text{WAIT}}$) pin is driven Low at least one CPU system clock cycle prior to the beginning of State T3, additional wait states (T_{WAIT}) are asserted until the READY pin is driven High.
STATE T4	The CPU latches the Read data at the beginning of State T4. The CPU deasserts the $\overline{\text{RD}}$ signal and completes the Intel TM bus mode cycle.

During Write operations with separate address and data buses, the Intel bus mode employs four states (T1, T2, T3, and T4) as listed in [Table 17](#).

Table 17. Intel Bus Mode Write States (Separate Address and Data Buses)

STATE T1	The Write cycle begins in State T1. The CPU drives the address onto the address bus, the associated Chip Select signal is asserted, and the data is driven onto the data bus. The CPU drives the ALE signal High at the beginning of T1. During the middle of T1, the CPU drives ALE Low to facilitate the latching of the address.
STATE T2	During State T2, the CPU asserts the $\overline{\text{WR}}$ signal. Depending on the instruction, either the $\overline{\text{MREQ}}$ or $\overline{\text{IORQ}}$ signal is asserted.
STATE T3	During State T3, no bus signals are altered. If the external READY ($\overline{\text{WAIT}}$) pin is driven Low at least one CPU system clock cycle prior to the beginning of State T3, additional WAIT states (T_{WAIT}) are asserted until the READY pin is driven High.
STATE T4	The CPU deasserts the $\overline{\text{WR}}$ signal at the beginning of State T4. The CPU holds the data and address buses through the end of T4. The bus cycle is completed at the end of T4.

Intel bus mode timing is displayed for a Read operation in [Figure 12](#) on page 58 and for a Write operation in [Figure 13](#) on page 59. If the READY signal (external $\overline{\text{WAIT}}$ pin) is driven Low prior to the beginning of State T3, additional wait states (T_{WAIT}) are asserted until the READY signal is driven High. The Intel bus mode states can be configured for 2 to 15 CPU system clock cycles. In the figures, each Intel bus mode state is 2 CPU system clock cycles in duration. [Figure 12](#) on page 58 and [Figure 13](#) on page 59 also display the assertion of one WAIT state (T_{WAIT}) by the selected peripheral.




Figure 12. Example: Intel™ Bus Mode Read Timing—Separate Address and Data Buses




Figure 13. Example: Intel™ Bus Mode Write Timing—Separate Address and Data Buses

Intel™ Bus Mode (Multiplexed Address and Data Bus)

During Read operations with multiplexed address and data, the Intel bus mode employs four states (T1, T2, T3, and T4) as listed in [Table 18](#).

Table 18. Intel Bus Mode Read States (Multiplexed Address and Data Bus)

STATE T1	The Read cycle begins in State T1. The CPU drives the address onto the DATA bus and the associated Chip Select signal is asserted. The CPU drives the ALE signal High at the beginning of T1. During the middle of T1, the CPU drives ALE Low to facilitate the latching of the address.
STATE T2	During State T2, the CPU removes the address from the DATA bus and asserts the \overline{RD} signal. Depending upon the instruction, either the \overline{MREQ} or \overline{IORQ} signal is asserted.
STATE T3	During State T3, no bus signals are altered. If the external READY (\overline{WAIT}) pin is driven Low at least one CPU system clock cycle prior to the beginning of State T3, additional WAIT states (T_{WAIT}) are asserted until the READY pin is driven High.
STATE T4	The CPU latches the Read data at the beginning of State T4. The CPU deasserts the \overline{RD} signal and completes the Intel bus mode cycle.

During Write operations with multiplexed address and data, the Intel bus mode employs four states (T1, T2, T3, and T4) as listed in [Table 19](#).

Table 19. Intel Bus Mode Write States (Multiplexed Address and Data Bus)

STATE T1	The Write cycle begins in State T1. The CPU drives the address onto the DATA bus and drives the ALE signal High at the beginning of T1. During the middle of T1, the CPU drives ALE Low to facilitate the latching of the address.
STATE T2	During State T2, the CPU removes the address from the DATA bus and drives the Write data onto the DATA bus. The \overline{WR} signal is asserted to indicate a Write operation.
STATE T3	During State T3, no bus signals are altered. If the external READY (\overline{WAIT}) pin is driven Low at least one CPU system clock cycle prior to the beginning of State T3, additional wait states (T_{WAIT}) are asserted until the READY pin is driven High.
STATE T4	The CPU deasserts the Write signal at the beginning of T4 identifying the end of the Write operation. The CPU holds the data and address buses through the end of T4. The bus cycle is completed at the end of T4.

Signal timing for Intel™ bus mode with multiplexed address and data is displayed for a Read operation in Figure 14 and for a Write operation in Figure 15 on page 62. In the figures, each Intel bus mode state is 2 CPU system clock cycles in duration. Figure 14 and Figure 15 on page 62 also display the assertion of one wait state (T_{WAIT}) by the selected peripheral.




Figure 14. Example: Intel™ Bus Mode Read Timing—Multiplexed Address and Data Bus




Figure 15. Example: Intel™ Bus Mode Write Timing—Multiplexed Address and Data Bus

Motorola Bus Mode

Chip selects configured for Motorola bus mode modify the CPU bus signals to duplicate an eight-state memory transfer similar to that found on Motorola-style microcontrollers. The bus signals (and eZ80F92 I/O pins) are mapped as displayed in [Figure 16](#).




Figure 16. Motorola Bus Mode Signal and Pin Mapping

During Write operations, the Motorola bus mode employs eight states (S0, S1, S2, S3, S4, S5, S6, and S7) as listed in [Table 20](#).

Table 20. Motorola Bus Mode Read States

STATE S0	The Read cycle starts in state S0. The CPU drives $\overline{R/\overline{W}}$ High to identify a Read cycle.
STATE S1	Entering state S1, the CPU drives a valid address on the address bus, ADDR[23:0].
STATE S2	On the rising edge of state S2, the CPU asserts \overline{AS} and \overline{DS} .
STATE S3	During state S3, no bus signals are altered.

Table 20. Motorola Bus Mode Read States (Continued)

STATE S4	During state S4, the CPU waits for a cycle termination signal \overline{DTACK} (WAIT), a peripheral signal. If the termination signal is not asserted at least one full CPU clock period prior to the rising clock edge at the end of S4, the CPU inserts WAIT (T_{WAIT}) states until \overline{DTACK} is asserted. Each WAIT state is a full bus mode cycle.
STATE S5	During state S5, no bus signals are altered.
STATE S6	During state S6, data from the external peripheral device is driven onto the data bus.
STATE S7	On the rising edge of the clock entering state S7, the CPU latches data from the addressed peripheral device and deasserts \overline{AS} and \overline{DS} . The peripheral device deasserts \overline{DTACK} at this time.

The eight states for a Write operation in Motorola bus mode are listed in [Table 21](#).

Table 21. Motorola Bus Mode Write States

STATE S0	The Write cycle starts in S0. The CPU drives $\overline{R/W}$ High (if a preceding Write cycle leaves $\overline{R/W}$ Low).
STATE S1	Entering S1, the CPU drives a valid address on the address bus.
STATE S2	On the rising edge of S2, the CPU asserts \overline{AS} and drives $\overline{R/W}$ Low.
STATE S3	During S3, the data bus is driven out of the high-impedance state as the data to be written is placed on the bus.
STATE S4	At the rising edge of S4, the CPU asserts \overline{DS} . The CPU waits for a cycle termination signal \overline{DTACK} (WAIT). If the termination signal is not asserted at least one full CPU clock period prior to the rising clock edge at the end of S4, the CPU inserts WAIT (T_{WAIT}) states until \overline{DTACK} is asserted. Each WAIT state is a full bus mode cycle.
STATE S5	During S5, no bus signals are altered.
STATE S6	During S6, no bus signals are altered.
STATE S7	Upon entering S7, the CPU deasserts \overline{AS} and \overline{DS} . As the clock rises at the end of S7, the CPU drives $\overline{R/W}$ High. The peripheral device deasserts \overline{DTACK} at this time.

Signal timing for Motorola bus mode is displayed for a Read operation in [Figure 17](#) and for a Write operation in [Figure 18](#) on page 66. In these two figures, each Motorola bus mode state is 2 CPU system clock cycles in duration.




Figure 17. Example: Motorola Bus Mode Read Timing




Figure 18. Example: Motorola Bus Mode Write Timing

Switching Between Bus Modes

Each time the bus mode controller must switch from one bus mode to another, there is a one-cycle CPU system clock delay. An extra clock cycle is not required for repeated access in any of the bus modes; nor is it required when the eZ80F92 device switches to eZ80[®] bus mode. The extra clock cycles are not shown in the timing examples. Due to the asynchronous nature of these bus protocols, the extra delay does not impact peripheral communication.

Chip Select Registers

Chip Select x Lower Bound Register

For Memory Chip Selects, the Chip Select x Lower Bound register, listed in [Table 22](#), defines the lower bound of the address range for which the corresponding Memory Chip Select (if enabled) can be active. For I/O Chip Selects, this register defines the address to which ADDR[15:8] is compared to generate an I/O Chip Select. All Chip Select lower bound registers reset to 00h.

Table 22. Chip Select x Lower Bound Register (CS0_LBR = 00A8h, CS1_LBR = 00ABh, CS2_LBR = 00AEh, CS3_LBR = 00B1h)

Bit	7	6	5	4	3	2	1	0
CS0_LBR Reset	0	0	0	0	0	0	0	0
CS1_LBR Reset	0	0	0	0	0	0	0	0
CS2_LBR Reset	0	0	0	0	0	0	0	0
CS3_LBR Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
[7:0] CSx_LBR	00h– FFh	<p>For Memory Chip Selects (CSX_IO = 0) This byte specifies the lower bound of the Chip Select address range. The upper byte of the address bus, ADDR[23:16], is compared to the values contained in these registers for determining whether a Memory Chip Select signal should be generated.</p> <hr/> <p>For I/O Chip Selects (CSX_IO = 1) This byte specifies the Chip Select address value. ADDR[15:8] is compared to the values contained in these registers for determining whether an I/O Chip Select signal should be generated.</p>

Chip Select x Upper Bound Register

For Memory Chip Selects, the Chip Select x Upper Bound registers, listed in [Table 23](#), defines the upper bound of the address range for which the corresponding Chip Select (if enabled) can be active. For I/O Chip Selects, this register produces no effect. The reset state for the Chip Select 0 Upper Bound register is FFh, while the reset state for the other Chip Select upper bound registers is 00h.

Table 23. Chip Select x Upper Bound Register(CS0_UBR = 00A9h, CS1_UBR = 00ACh, CS2_UBR = 00AFh, CS3_UBR = 00B2h)

Bit	7	6	5	4	3	2	1	0
CS0_UBR Reset	1	1	1	1	1	1	1	1
CS1_UBR Reset	0	0	0	0	0	0	0	0
CS2_UBR Reset	0	0	0	0	0	0	0	0
CS3_UBR Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
[7:0] CSx_UBR	00h– FFh	For Memory Chip Selects (CSx_IO = 0) This byte specifies the upper bound of the Chip Select address range. The upper byte of the address bus, ADDR[23:16], is compared to the values contained in these registers for determining whether a Chip Select signal should be generated. For I/O Chip Selects (CSx_IO = 1) No effect.

Chip Select x Control Register

The Chip Select *x* Control register, listed in [Table 24](#), enables the Chip Selects, specifies the type of Chip Select, and sets the number of WAIT states. The reset state for the Chip Select 0 Control register is E8h, while the reset state for the three other Chip Select control registers is 00h.

Table 24. Chip Select x Control Register(CS0_CTL = 00AAh, CS1_CTL = 00ADh, CS2_CTL = 00B0h, CS3_CTL = 00B3h)

Bit	7	6	5	4	3	2	1	0
CS0_CTL Reset	1	1	1	0	1	0	0	0
CS1_CTL Reset	0	0	0	0	0	0	0	0
CS2_CTL Reset	0	0	0	0	0	0	0	0
CS3_CTL Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R	R	R

Note: R/W = Read/Write; R = Read Only.

Bit Position	Value	Description
[7:5] CSx_WAIT	000	0 WAIT states are asserted when this Chip Select is active.
	001	1 WAIT state is asserted when this Chip Select is active.
	010	2 WAIT states are asserted when this Chip Select is active.
	011	3 WAIT states are asserted when this Chip Select is active.
	100	4 WAIT states are asserted when this Chip Select is active.
	101	5 WAIT states are asserted when this Chip Select is active.
	110	6 WAIT states are asserted when this Chip Select is active.
	111	7 WAIT states are asserted when this Chip Select is active.
4 CSX_IO	0	Chip Select is configured as a Memory Chip Select.
	1	Chip Select is configured as an I/O Chip Select.
3 CSx_EN	0	Chip Select is disabled.
	1	Chip Select is enabled.
[2:0]	000	Reserved.

Chip Select x Bus Mode Control Register—The Chip Select Bus Mode register, listed in [Table 25](#), configures the Chip Select for eZ80[®], Z80[®], Intel[™], or Motorola bus modes. Changing the bus mode allows the eZ80F92 device to interface to peripherals based on the Z80-, Intel-, or Motorola-style asynchronous bus interfaces. When a bus mode other than CPU is programmed for a particular Chip Select, the CSx_WAIT setting in that Chip Select Control Register is ignored.

Table 25. Chip Select x Bus Mode Control Register (CS0_BMC = 00F0h, CS1_BMC = 00F1h, CS2_BMC = 00F2h, CS3_BMC = 00F3h)

Bit	7	6	5	4	3	2	1	0
CS0_BMC Reset	0	0	0	0	0	0	1	0
CS1_BMC Reset	0	0	0	0	0	0	1	0
CS2_BMC Reset	0	0	0	0	0	0	1	0
CS3_BMC Reset	0	0	0	0	0	0	1	0
CPU Access	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W

Note: R/W = Read/Write; R = Read Only.

Bit Position	Value	Description
[7:6] BUS_MODE	00	eZ80 [®] bus mode.
	01	Z80 bus mode.
	10	Intel [™] bus mode.
	11	Motorola bus mode.
5 AD_MUX	0	Separate address and data.
	1	Multiplexed address and data—appears on data bus DATA[7:0].
4	0	Reserved.

Bit Position	Value	Description
[3:0] BUS_CYCLE	0000	Not valid.
	0001	Each bus mode state is 1 CPU clock cycle in duration. ^{1, 2, 3}
	0010	Each bus mode state is 2 CPU clock cycles in duration.
	0011	Each bus mode state is 3 CPU clock cycles in duration.
	0100	Each bus mode state is 4 CPU clock cycles in duration.
	0101	Each bus mode state is 5 CPU clock cycles in duration.
	0110	Each bus mode state is 6 CPU clock cycles in duration.
	0111	Each bus mode state is 7 CPU clock cycles in duration.
	1000	Each bus mode state is 8 CPU clock cycles in duration.
	1001	Each bus mode state is 9 CPU clock cycles in duration.
	1010	Each bus mode state is 10 CPU clock cycles in duration.
	1011	Each bus mode state is 11 CPU clock cycles in duration.
	1100	Each bus mode state is 12 CPU clock cycles in duration.
	1101	Each bus mode state is 13 CPU clock cycles in duration.
	1110	Each bus mode state is 14 CPU clock cycles in duration.
	1111	Each bus mode state is 15 CPU clock cycles in duration.

Notes

1. Setting BUS_CYCLE to 1 in Intel™ bus mode causes the ALE pin to not function properly.
2. Use of the external WAIT input pin in Z80® mode requires that BUS_CYCLE is set to a value greater than 1.
3. BUS_CYCLE produces no effect in eZ80® mode.

Watchdog Timer

Watchdog Timer Overview

The Watchdog Timer (WDT) helps protect against corrupt or unreliable software, power faults, and other system-level problems which may place the CPU into unsuitable operating states.

The eZ80F92 WDT features:

- Four programmable time-out periods: 2^{18} , 2^{22} , 2^{25} , and 2^{27} clock cycles
- Two selectable WDT clock sources: the system clock or the Real-Time Clock source (on-chip 32 kHz crystal oscillator or 50/60Hz signal)
- A selectable time-out response: a time-out can be configured to generate either a RESET or a nonmaskable interrupt (NMI)
- A WDT time-out RESET indicator flag

Figure 19 displays the block diagram for the Watchdog Timer.




Figure 19. Watchdog Timer Block Diagram

Watchdog Timer Operation

Enabling and Disabling the WDT

The Watchdog Timer is disabled upon a RESET. To enable the WDT, the application program must set the WDT_EN bit (bit 7) of the WDT_CTL register. When enabled, the WDT cannot be disabled without a RESET.

Time-Out Period Selection

There are four choices of time-out periods for the WDT— 2^{18} , 2^{22} , 2^{25} , and 2^{27} system clock cycles. The WDT time-out period is defined by the WDT_PERIOD field of the WDT_CTL register (WDT_CTL[1:0]). The approximate time-out period for two different WDT clock sources is listed in [Table 26](#).

Table 26. Watchdog Timer Approximate Time-Out Delays

Clock Source	Divider Value	Time Out Delay
32.768 kHz Crystal Oscillator	2^{18}	8.00s
32.768 kHz Crystal Oscillator	2^{22}	128s
32.768 kHz Crystal Oscillator	2^{25}	1024s
32.768 kHz Crystal Oscillator	2^{27}	4096 s
20 MHz System Clock	2^{18}	13.1 ms*
20 MHz System Clock	2^{22}	209.7 ms*
20 MHz System Clock	2^{25}	1.68 s
20 MHz System Clock	2^{27}	6.71 s
50 MHz System Clock	2^{18}	5.2 ms
50 MHz System Clock	2^{22}	83.9 ms
50 MHz System Clock	2^{25}	0.67 s
50 MHz System Clock	2^{27}	2.68 s

Note: *WDT time-out values should be sufficiently long to allow Flash operations to complete.

RESET Or NMI Generation

On a WDT time-out, the RST_FLAG bit in the WDT_CTL register is set to 1. In addition, the WDT can cause a RESET or send a nonmaskable interrupt (NMI) signal to the CPU. The default operation is for the WDT to cause a RESET. It asserts/deasserts on the rising edge of the clock. The RST_FLAG bit can be polled by the CPU to determine the source of the RESET event.

If the NMI_OUT bit in the WDT_CTL register is set to 1, then upon time-out, the WDT asserts an NMI for CPU processing. The NMI_FLAG bit can be polled by the CPU to determine the source of the NMI event.

Watchdog Timer Registers

Watchdog Timer Control Register

The Watchdog Timer Control register, listed in [Table 27](#), is an 8-bit Read/Write register used to enable the Watchdog Timer, set the time-out period, indicate the source of the most recent RESET, and select the required operation upon WDT time-out.

Table 27. Watchdog Timer Control Register; (WDT_CTL = 0093h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0/1	0	0	0	0	0
CPU Access	R/W	R/W	R	R/W	R/W	R	R/W	R/W

Note: R = Read only; R/W = Read/Write.

Bit Position	Value	Description
7 WDT_EN	0	WDT is disabled.
	1	WDT is enabled. When enabled, the WDT cannot be disabled without a RESET.
6 NMI_OUT	0	WDT time-out resets the CPU.
	1	WDT time-out generates a nonmaskable interrupt (NMI) to the CPU.
5 RST_FLAG*	0	RESET caused by external full-chip reset or ZDI reset.
	1	RESET caused by WDT time-out. This flag is set by the WDT time-out, even if the NMI_OUT flag is set to 1. The CPU can poll this bit to determine the source of the RESET or NMI.
[4:3] WDT_CLK	00	WDT clock source is system clock.
	01	WDT clock source is Real-Time Clock source (32 kHz on-chip oscillator or 50/60 Hz input as set by RTC_CTRL[4]).
	10	Reserved.
	11	Reserved.
2	0	Reserved.

Note: *RST_FLAG is only cleared by a non-WDT RESET.

Bit Position	Value	Description
[1:0] WDT_PERIOD	00	WDT time-out period is 2^{27} clock cycles.
	01	WDT time-out period is 2^{25} clock cycles.
	10	WDT time-out period is 2^{22} clock cycles.
	11	WDT time-out period is 2^{18} clock cycles.

Note: *RST_FLAG is only cleared by a non-WDT RESET.

Watchdog Timer Reset Register

The Watchdog Timer Reset register, listed in [Table 28](#), is an 8-bit Write Only register. The Watchdog Timer is reset when an A5h value followed by 5Ah is written to this register. Any amount of time can occur between the writing of the A5h value and the 5Ah value, so long as the WDT time-out does not occur prior to completion.

Table 28. Watchdog Timer Reset Register; (WDT_RR = 0094h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	W	W	W	W	W	W	W	W

Note: X = Undefined; W = Write only.

Bit Position	Value	Description
[7:0] WDT_RR	A5h	The first Write value required to reset the WDT prior to a time-out.
	5Ah	The second Write value required to reset the WDT prior to a time-out. If an A5h, 5Ah sequence is written to WDT_RR, the WDT timer is reset to its initial count value, and counting resumes.

Programmable Reload Timers

Programmable Reload Timers Overview

The eZ80F92 device features six Programmable Reload Timers (PRT). Each PRT contains a 16-bit downcounter and a 16-bit reload register. In addition, each PRT features a clock divider with four selectable taps for $CLK \div 4$, $CLK \div 16$, $CLK \div 64$, and $CLK \div 256$. Each timer can be individually enabled to operate in either SINGLE PASS or CONTINUOUS mode. The timer can be programmed to start, stop, restart from the current value, or restart from the initial value, and generate interrupts to the CPU.

Four of the Programmable Reload Timers (timers 0–3) feature a selectable clock source input. The input for these timers can be either the system clock or the Real-Time Clock (RTC) source. Timers 0–3 can also be used for event counting, with their inputs received from a GPIO port pin. Output from timers 4 and 5 can be directed to a GPIO port pin.

Each of the six PRTs available on the eZ80F92 device can be controlled individually. They do not share the same counters, reload registers, control registers, or interrupt signals. A simplified block diagram of a programmable reload timer is displayed in [Figure 20](#).




Figure 20. Programmable Reload Timer Block Diagram

Programmable Reload Timer Operation

Setting Timer Duration

There are three factors to consider when determining Programmable Reload Timer duration—clock frequency, clock divider ratio, and initial count value. Minimum duration of the timer is achieved by loading 0001h. Maximum duration is achieved by loading 0000h, because the timer first rolls over to FFFFh and then continues counting down to 0000h.

The time-out period of the PRT is returned by the following equation:

$$\text{PRT Time-Out Period} = \frac{\text{Clock Divider Ratio} \times \text{Reload Value}}{\text{System Clock Frequency}}$$

To calculate the time-out period with the above equation when using an initial value of 0000h, enter a reload value of 65536 (FFFFh + 1).

Minimum time-out duration is 4 times longer than the input clock period and is generated by setting the clock divider ratio to 1:4 and the reload value to 0001h. Maximum time-out duration is 2^{24} (16,777,216) times longer than the input clock period and is generated by setting the clock divider ratio to 1:256 and the reload value to 0000h.

Single Pass Mode

In SINGLE PASS mode, when the end-of-count value, 0000h, is reached, counting halts, the timer is disabled, and the PRT_EN bit resets to 0. To restart the timer, the CPU must re-enable the timer by setting the PRT_EN bit to 1 in the Timer Control Register. To set the downcounter to the value in the reload registers, the RST_EN bit must be set to 1 in the Timer Control Register. An example of a PRT operating in SINGLE PASS mode is displayed in [Figure 21](#) on page 78. Timer register information is listed in [Table 29](#) on page 78.




Figure 21.PRT SINGLE PASS Mode Operation Example

Table 29. PRT SINGLE PASS Mode Operation Example

Parameter	Control Register(s)	Value
PRT Enabled	TMRx_CTL[0]	1
Reload and Restart Enabled	TMRx_CTL[1]	1
PRT Clock Divider = 4	TMRx_CTL[3:2]	00b
SINGLE PASS Mode	TMRx_CTL[4]	0
PRT Interrupt Enabled	TMRx_CTL[6]	1
PRT Reload Value	{TMRx_RR_H, TMRx_RR_L}	0004h

Continuous Mode

In CONTINUOUS mode, when the end-of-count value, 0000h, is reached, the timer automatically reloads the 16-bit start value from the Timer Reload registers, TMRx_RR_H and TMRx_RR_L. Downcounting continues on the next clock edge. In CONTINUOUS mode, the PRT continues to count until disabled. An example of a PRT operating in CONTINUOUS mode is displayed in [Figure 22](#) on page 79. Timer register information is listed in [Table 30](#) on page 79.




Figure 22. PRT CONTINUOUS Mode Operation Example

Table 30. PRT CONTINUOUS Mode Operation Example

Parameter	Control Register(s)	Value
PRT Enabled	TMRx_CTL[0]	1
Reload and Restart Enabled	TMRx_CTL[1]	1
PRT Clock Divider = 4	TMRx_CTL[3:2]	00b
CONTINUOUS Mode	TMRx_CTL[4]	1
PRT Interrupt Enabled	TMRx_CTL[6]	1
PRT Reload Value	{TMRx_RR_H, TMRx_RR_L}	0004h

Reading the Current Count Value

The CPU is capable of reading the current count value while the timer is running. This Read event does not affect timer operation. The High byte of the current count value is latched during a Read of the Low byte.

Timer Interrupts

The timer interrupt flag, PRT_IRQ, is set to 1 whenever the timer reaches its end-of-count value, 0000h, in SINGLE PASS mode, or when the timer reloads the start value in CONTINUOUS mode. The interrupt flag is only set when the timer reaches 0000h (or reloads) from 0001h. The timer interrupt flag is not set to 1 when the timer is loaded with the value 0000h, which selects the maximum time-out period.

The CPU can be programmed to poll the PRT_IRQ bit for the time-out event. Alternatively, an interrupt service request signal can be sent to the CPU by setting IRQ_EN to 1.

Then, when the end-of-count value, 0000h, is reached and PRT_IRQ is set to 1, an interrupt service request signal is passed to the CPU. PRT_IRQ is cleared to 0 and the interrupt service request signal is inactivated whenever the CPU reads from the timer control registers, TMR_x_CTL.

Timer Input Source Selection

Timers 0–3 feature programmable input source selection. By default, the input is taken from the eZ80F92 device's system clock. Alternatively, Timers 0–3 can take their input from port input pins PB0 (Timers 0 and 2) or PB1 (Timers 1 and 3). Timers 0–3 can also use the Real-Time Clock source (50, 60, or 32768 Hz) as their clock sources. When the timer clock source is the Real-Time Clock signal, the timer decrements on the second rising edge of the system clock following the falling edge of the RTC_X_{OUT} pin. The input source for these timers is set using the Timer Input Source Select register.

Event Counter

When Timers 0–3 are configured to take their inputs from port input pins PB0 and PB1, they function as event counters. For event counting, the clock divider is bypassed. The PRT counters decrement on every rising edge of the port pin. The port pins must be configured as inputs. Due to the input sampling on the pins, the event input signal frequency is limited to one-half the system clock frequency. Input sampling on the port pins results in the PRT counter being updated on the fifth rising edge of the system clock after the rising edge occurs at the port pin.

Timer Output

Two of the Programmable Reload Timers (Timers 4 and 5) can be directed to GPIO Port B output pins (PB4 and PB5, respectively). To enable the Timer Out feature, the GPIO port pin must be configured for alternate functions. After reset, the Timer Output feature is disabled by default. The GPIO output pin toggles each time the PRT reaches its end-of-count value. In CONTINUOUS mode operation, the disabling of the Timer Output feature results in a Timer Output signal period that is twice the PRT time-out period. Examples of the Timer Output operation are displayed in [Figure 23](#) on page 81 and listed in [Table 31](#) on page 81. In these examples, the GPIO output is assumed to be Low (0) when the Timer Output function is enabled.




Figure 23. PRT Timer Output Operation Example

Table 31. PRT Timer Out Operation Example

Parameter	Control Register(s)	Value
PRT Enabled	TMRx_CTL[0]	1
Reload and Restart Enabled	TMRx_CTL[1]	1
PRT Clock Divider = 4	TMRx_CTL[3:2]	00b
CONTINUOUS Mode	TMRx_CTL[4]	1
PRT Reload Value	{TMRx_RR_H, TMRx_RR_L}	0003h

Programmable Reload Timer Registers

Each programmable reload timer is controlled using five 8-bit registers. These registers are the Timer Control register, Timer Reload Low Byte register, Timer Reload High Byte register, Timer Data Low Byte register, and Timer Data High Byte register.

The Timer Control register can be read or written to. The timer reload registers are Write Only and are located at the same I/O address as the timer data registers, which are Read Only.

Timer Control Register

The Timer Control register, listed in [Table 32](#) on page 82, is used to control operation of the timer, including enabling the timer, selecting the clock divider, enabling the interrupt, selecting between CONTINUOUS and SINGLE PASS modes, and enabling the auto-reload feature.

Table 32. Timer Control Register(TMR0_CTL = 0080h, TMR1_CTL = 0083h, TMR2_CTL = 0086h, TMR3_CTL = 0089h, TMR4_CTL = 008Ch, or TMR5_CTL = 008Fh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R = Read only; R/W = Read/Write.

Bit Position	Value	Description
7 PRT_IRQ	0	The timer does not reach its end-of-count value. This bit is reset to 0 every time the TMRx_CTL register is read.
	1	The timer reaches its end-of-count value. If IRQ_EN is set to 1, an interrupt signal is sent to the CPU. This bit remains 1 until the TMRx_CTL register is read.
6 IRQ_EN	0	Timer interrupt requests are disabled.
	1	Timer interrupt requests are enabled.
5	0	Reserved.
4 PRT_MODE	0	The timer operates in SINGLE PASS mode. PRT_EN (bit 0) is reset to 0, and counting stops when the end-of-count value is reached.
	1	The timer operates in CONTINUOUS mode. The timer reload value is written to the counter when the end-of-count value is reached.
[3:2] CLK_DIV	00	Clock ÷ 4 is the timer input source.
	01	Clock ÷ 16 is the timer input source.
	10	Clock ÷ 64 is the timer input source.
	11	Clock ÷ 256 is the timer input source.
1 RST_EN	0	The reload and restart function is disabled.
	1	The reload and restart function is enabled. When a 1 is written to this bit, the values in the reload registers are loaded into the downcounter when the timer restarts. The programmer must ensure that this bit is set to 1 each time SINGLE-PASS mode is used.
0 PRT_EN	0	The programmable reload timer is disabled.
	1	The programmable reload timer is enabled.

Timer Data Register—Low Byte

This Read Only register returns the Low byte of the current count value of the selected timer. The Timer Data Register—Low Byte, listed in [Table 33](#), can be read while the timer is in operation. Reading the current count value does not affect timer operation. To read the 16-bit data of the current count value, {TMRx_DR_H[7:0], TMRx_DR_L[7:0]}, first read the Timer Data Register—Low Byte and then read the Timer Data Register—High Byte. The Timer Data Register—High Byte value is latched when a Read of the Timer Data Register—Low Byte occurs.

► **Note:** *The Timer Data registers and Timer Reload registers share the same address space.*

Table 33. Timer Data Register—Low Byte(TMR0_DR_L = 0081h, TMR1_DR_L = 0084h, TMR2_DR_L = 0087h, TMR3_DR_L = 008Ah, TMR4_DR_L = 008Dh, or TMR5_DR_L = 0090h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read only.

Bit Position	Value	Description
[7:0] TMRx_DR_L	00h–FFh	These bits represent the Low byte of the 2-byte timer data value, {TMRx_DR_H[7:0], TMRx_DR_L[7:0]}. Bit 7 is bit 7 of the 16-bit timer data value. Bit 0 is bit 0 (lsb) of the 16-bit timer data value.

Timer Data Register—High Byte

This Read Only register returns the High byte of the current count value of the selected timer. The Timer Data Register—High Byte, listed in [Table 34](#) on page 84, can be read while the timer is in operation. Reading the current count value does not affect timer operation.

To read the 16-bit data of the current count value, {TMRx_DR_H[7:0], TMRx_DR_L[7:0]}, first read the Timer Data Register—Low Byte and then read the Timer Data Register—High Byte. The Timer Data Register—High Byte value is latched when a Read of the Timer Data Register—Low Byte occurs.

► **Note:** *The timer data registers and timer reload registers share the same address space.*

Table 34. Timer Data Register—High Byte(TMR0_DR_H = 0082h, TMR1_DR_H = 0085h, TMR2_DR_H = 0088h, TMR3_DR_H = 008Bh, TMR4_DR_H = 008Eh, or TMR5_DR_H = 0091h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read only.

Bit Position	Value	Description
[7:0] TMRx_DR_H	00h–FFh	These bits represent the High byte of the 2-byte timer data value, {TMRx_DR_H[7:0], TMRx_DR_L[7:0]}. Bit 7 is bit 15 (msb) of the 16-bit timer data value. Bit 0 is bit 8 of the 16-bit timer data value.

Timer Reload Register—Low Byte

The Timer Reload Register—Low Byte, listed in [Table 35](#), stores the least-significant byte (LSB) of the 2-byte timer reload value. In CONTINUOUS mode, the timer reload value is reloaded into the timer upon end-of-count. When RST_EN (TMRx_CTL[1]) is set to 1 to enable the automatic reload and restart function, the timer reload value is written to the timer on the next rising edge of the clock.

► **Note:** *The Timer Data registers and Timer Reload registers share the same address space.*

Table 35. Timer Reload Register—Low Byte(TMR0_RR_L = 0081h, TMR1_RR_L = 0084h, TMR2_RR_L = 0087h, TMR3_RR_L = 008Ah, TMR4_RR_L = 008Dh, or TMR5_RR_L = 0090h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write only.

Bit Position	Value	Description
[7:0] TMRx_RR_L	00h–FFh	These bits represent the Low byte of the 2-byte timer reload value, {TMRx_RR_H[7:0], TMRx_RR_L[7:0]}. Bit 7 is bit 7 of the 16-bit timer reload value. Bit 0 is bit 0 (lsb) of the 16-bit timer reload value.

Timer Reload Register—High Byte

The Timer Reload Register—High Byte, listed in [Table 36](#), stores the most-significant byte (MSB) of the 2-byte timer reload value. In CONTINUOUS mode, the timer reload value is reloaded into the timer upon end-of-count. When RST_EN (TMRx_CTL[1]) is set to 1 to enable the automatic reload and restart function, the timer reload value is written to the timer on the next rising edge of the clock.

► **Note:** *The Timer Data registers and Timer Reload registers share the same address space.*

Table 36. Timer Reload Register—High Byte(TMR0_RR_H = 0082h, TMR1_RR_H = 0085h, TMR2_RR_H = 0088h, TMR3_RR_H = 008Bh, TMR4_RR_H = 008Eh, or TMR5_RR_H = 0091h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write only.

Bit Position	Value	Description
[7:0] TMRx_RR_H	00h–FFh	These bits represent the High byte of the 2-byte timer reload value, {TMRx_RR_H[7:0], TMRx_RR_L[7:0]}. Bit 7 is bit 15 (msb) of the 16-bit timer reload value. Bit 0 is bit 8 of the 16-bit timer reload value.

Timer Input Source Select Register

The Timer Input Source Select register, listed in [Table 37](#) on page 86, sets the input source for Programmable Reload Timer 0–3 (TMR0, TMR1, TMR2, TMR3). Event frequency must be less than one-half of the system clock frequency. When configured for event inputs through the port pins, the Timers decrement on the fifth system clock rising edge following the rising edge of the port pin. The timer event input can arrive from the GPIO port, the real-time clock, or the system clock. The value of the clock divider in the Timer Control Register is ignored when the timer event input is either from the GPIO port pin or the real-time clock source.

Table 37. Timer Input Source Select Register(TMR_ISS = 0092h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
[7:6] TMR3_IN	00	The timer counts at the system clock divided by the clock divider.
	01	The timer event input is the Real-Time Clock source (32 kHz or 50/60 Hz—refer to the Real-Time Clock on page 88 for details).
	10	The timer event input source is the GPIO Port B pin 1.
	11	The timer event input source is the GPIO Port B pin 1.
[5:4] TMR2_IN	00	The timer counts at the system clock divided by the clock divider.
	01	The timer event input is the Real-Time Clock source (32 kHz or 50/60 Hz—See the Real-Time Clock on page 88 for details).
	10	The timer event input is the GPIO Port B pin 0.
	11	The timer event input is the GPIO Port B pin 0.
[3:2] TMR1_IN	00	The timer counts at the system clock divided by the clock divider.
	01	The timer event input is the Real-Time Clock source (32 kHz or 50/60 Hz—See the Real-Time Clock on page 88 for details).
	10	The timer event input is the GPIO Port B pin 1.
	11	The timer event input is the GPIO Port B pin 1.

[1:0] TMRO_IN	00	Timer counts at system clock divided by clock divider.
	01	Timer event input is Real-Time Clock source (32 kHz or 50/60 Hz—see Real-Time Clock on page 88 for details).
	10	The timer event input is the GPIO Port B pin 0.
	11	The timer event input is the GPIO Port B pin 0.

Real-Time Clock

Real-Time Clock Overview

The Real-Time Clock (RTC) keeps time by maintaining a count of seconds, minutes, hours, day-of-the-week, day-of-the-month, year, and century. The current time is kept in 24-hour format. The format for all count and alarm registers is selectable between binary and binary-coded-decimal (BCD). The calendar operation maintains the correct day of the month and automatically compensates for leap year. A simplified block diagram of the RTC and the associated on-chip, low-power, 32 kHz oscillator is displayed in [Figure 24](#). Connections to an external battery supply and 32 kHz crystal network are also displayed in [Figure 24](#).




Figure 24. Real-Time Clock and 32 kHz Oscillator Block Diagram

Real-Time Clock Alarm

The clock can be programmed to generate an alarm condition when the current count matches the alarm set-point registers. Alarm registers are available for seconds, minutes, hours, and day-of-the-week. Each alarm can be independently enabled. To generate an alarm condition, the current time must match all enabled alarm values. For example, if the day-of-the-week and hour alarms are both enabled, the alarm only occurs at the specified hour on the specified day. The alarm triggers an interrupt if the interrupt enable bit, INT_EN, is set. The alarm flag, ALARM, and corresponding interrupt to the CPU are cleared by reading the RTC_CTRL register.

Alarm value registers and alarm control registers can be written at any time. Alarm conditions are generated when the count value matches the alarm value. The comparison of alarm and count values occurs whenever the RTC count increments (one time every second). The RTC can also be forced to perform a comparison at any time by writing a 0 to the RTC_UNLOCK bit (RTC_UNLOCK is not required to be changed to a 1 first).

Real-Time Clock Oscillator and Source Selection

The RTC count is driven by either an external 32 kHz on-chip oscillator or a 50/60 Hz power-line frequency input connected to the 32 kHz RTC_XOUT pin. An internal divider compensates for each of these options. The clock source and power-line frequencies are selected in the RTC_CTRL register. Writing to the RTC_CTRL register resets the clock divider.

Real-Time Clock Battery Backup

The power supply pin (RTC_VDD) for the Real-Time Clock and associated low-power 32 kHz oscillator is isolated from the other power supply pins on the eZ80F92 device. To ensure that the RTC continues to keep time in the event of loss of line power to the application, a battery can be used to supply power to the RTC and the oscillator via the RTC_VDD pin. All VSS (ground) pins should be connected together on the printed circuit assembly.

Real-Time Clock Recommended Operation

Following a RESET from a powered-down condition, the counter values of the RTC are undefined and all alarms are disabled.

After a RESET from a powered-down condition, the following procedure is recommended:

- Write to RTC_CTRL to set RTC_UNLOCK and CLK_SEL
- Write values to the RTC count registers to set the current time

- Write values to the RTC alarm registers to set the appropriate alarm conditions
- Write to RTC_CTRL to clear the RTC_UNLOCK bit; clearing the RTC_UNLOCK bit resets and enables the clock divider

Real-Time Clock Registers

The Real-Time Clock registers are accessed via the address and data bus using I/O instructions. RTC_UNLOCK controls access to the RTC count registers. When unlocked (RTC_UNLOCK = 1), the RTC count is disabled and the count registers are Read/Write. When locked (RTC_UNLOCK = 0), the RTC count is enabled and the count registers are Read Only. The default, at RESET, is for the RTC to be locked.

Real-Time Clock Seconds Register

This register contains the current seconds count. The value in the RTC_SEC register is unchanged by a RESET. The current setting of BCD_EN determines whether the values in this register are binary (BCD_EN = 0) or binary-coded decimal (BCD_EN = 1). Access to this register is Read Only if the RTC is locked and Read/Write if the RTC is unlocked. See [Table 38](#).

Table 38. Real-Time Clock Seconds Register; (RTC_SEC = 00E0h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: X = Unchanged by RESET; R/W* = Read Only if RTC locked, Read/Write if RTC unlocked.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4] TEN_SEC	0–5	The tens digit of the current seconds count.
[3:0] SEC	0–9	The ones digit of the current seconds count.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:0] SEC	00h– 3Bh	The current seconds count.

Real-Time Clock Minutes Register

This register contains the current minutes count. See [Table 39](#).

Table 39. Real-Time Clock Minutes Register; (RTC_MIN = 00E1h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: X = Unchanged by RESET; R/W* = Read Only if RTC locked, Read/Write if RTC unlocked.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4] TEN_MIN	0–5	The tens digit of the current minutes count.
[3:0] MIN	0–9	The ones digit of the current minutes count.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:0] MIN	00h– 3Bh	The current minutes count.

Real-Time Clock Hours Register

This register contains the current hours count. See [Table 40](#).

Table 40. Real-Time Clock Hours Register; (RTC_HRS = 00E2h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: X = Unchanged by RESET; R/W* = Read Only if RTC locked, Read/Write if RTC unlocked.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4] TEN_HRS	0–2	The tens digit of the current hours count.
[3:0] HRS	0–9	The ones digit of the current hours count.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:0] HRS	00h– 17h	The current hours count.

Real-Time Clock Day-of-the-Week Register

This register contains the current day-of-the-week count. The RTC_DOW register begins counting at 01h. See [Table 41](#).

Table 41. Real-Time Clock Day-of-the-Week Register; (RTC_DOW = 00E3h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	X	X	X	X
CPU Access	R	R	R	R	R/W*	R/W*	R/W*	R/W*

Note: X = Unchanged by RESET; R = Read Only; R/W* = Read Only if RTC locked, Read/Write if RTC unlocked.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4]	0000	Reserved.
[3:0] DOW	1-7	The current day-of-the-week.count.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:4]	0000	Reserved.
[3:0] DOW	01h– 07h	The current day-of-the-week count.

Real-Time Clock Day-of-the-Month Register

This register contains the current day-of-the-month count. The RTC_DOM register begins counting at 01h. See [Table 42](#).

Table 42. Real-Time Clock Day-of-the-Month Register; (RTC_DOM = 00E4h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: X = Unchanged by RESET; R/W* = Read Only if RTC locked, Read/Write if RTC unlocked.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4] TENS_DOM	0–3	The tens digit of the current day-of-the-month count.
[3:0] DOM	0–9	The ones digit of the current day-of-the-month count.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:0] DOM	01h– 1Fh	The current day-of-the-month count.

Real-Time Clock Month Register

This register contains the current month count. See [Table 43](#).

Table 43. Real-Time Clock Month Register; (RTC_MON = 00E5h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: X = Unchanged by RESET; R/W* = Read Only if RTC locked, Read/Write if RTC unlocked.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4] TENS_MON	0–1	The tens digit of the current month count.
[3:0] MON	0–9	The ones digit of the current month count.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:0] MON	01h– 0Ch	The current month count.

Real-Time Clock Year Register

This register contains the current year count. See [Table 44](#).

Table 44. Real-Time Clock Year Register; (RTC_YR = 00E6h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: X = Unchanged by RESET; R/W* = Read Only if RTC locked, Read/Write if RTC unlocked.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4] TENS_YR	0–9	The tens digit of the current year count.
[3:0] YR	0–9	The ones digit of the current year count.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:0] YR	00h– 63h	The current year count.

Real-Time Clock Century Register

This register contains the current century count. See [Table 45](#).

Table 45. Real-Time Clock Century Register; (RTC_CEN = 00E7h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: X = Unchanged by RESET; R/W* = Read Only if RTC locked, Read/Write if RTC unlocked.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4] TENS_CEN	0–9	The tens digit of the current century count.
[3:0] CEN	0–9	The ones digit of the current century count.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:0] CEN	00h– 63h	The current century count.

Real-Time Clock Alarm Seconds Register

This register contains the alarm seconds value. See [Table 46](#).

Table 46. Real-Time Clock Alarm Seconds Register; (RTC_ASEC = 00E8h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: X = Unchanged by RESET; R/W = Read/Write.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4] ATEN_SEC	0–5	The tens digit of the alarm seconds value.
[3:0] ASEC	0–9	The ones digit of the alarm seconds value.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:0] ASEC	00h– 3Bh	The alarm seconds value.

Real-Time Clock Alarm Minutes Register

This register contains the alarm minutes value. See [Table 47](#).

Table 47. Real-Time Clock Alarm Minutes Register; (RTC_AMIN = 00E9h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: X = Unchanged by RESET; R/W = Read/Write.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4] ATEN_MIN	0–5	The tens digit of the alarm minutes value.
[3:0] AMIN	0–9	The ones digit of the alarm minutes value.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:0] AMIN	00h– 3Bh	The alarm minutes value.

Real-Time Clock Alarm Hours Register

This register contains the alarm hours value. See [Table 48](#).

Table 48. Real-Time Clock Alarm Hours Register; (RTC_AHRS = 00EAh)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: X = Unchanged by RESET; R/W = Read/Write.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4] ATEN_HRS	0–2	The tens digit of the alarm hours value.
[3:0] AHS	0–9	The ones digit of the alarm hours value.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:0] AHS	00h– 17h	The alarm hours value.

Real-Time Clock Alarm Day-of-the-Week Register

This register contains the alarm day-of-the-week value. See [Table 49](#).

Table 49. Real-Time Clock Alarm Day-of-the-Week Register; (RTC_ADOW = 00EBh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	X	X	X	X
CPU Access	R	R	R	R	R/W*	R/W*	R/W*	R/W*

Note: X = Unchanged by RESET; R = Read Only; R/W* = Read Only if RTC locked, Read/Write if RTC unlocked.

Binary-Coded-Decimal Operation (BCD_EN = 1)

Bit Position	Value	Description
[7:4]	0000	Reserved.
[3:0] ADOW	1-7	The alarm day-of-the-week value.

Binary Operation (BCD_EN = 0)

Bit Position	Value	Description
[7:4]	0000	Reserved.
[3:0] ADOW	01h– 07h	The alarm day-of-the-week value.

Real-Time Clock Alarm Control Register

This register contains alarm enable bits for the Real-Time Clock. The RTC_ACTRL register is cleared by a RESET. See [Table 50](#).

Table 50. Real-Time Clock Alarm Control Register; (RTC_ACTRL = 00ECh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R/W	R/W	R/W	R/W

Note: X = Unchanged by RESET; R/W = Read/Write; R = Read Only.

Bit Position	Value	Description
[7:4]	0000	Reserved.
3	0	The day-of-the-week alarm is disabled.
ADOW_EN	1	The day-of-the-week alarm is enabled.
2	0	The hours alarm is disabled.
AHRS_EN	1	The hours alarm is enabled.
1	0	The minutes alarm is disabled.
AMIN_EN	1	The minutes alarm is enabled.
0	0	The seconds alarm is disabled.
ASEC_EN	1	The seconds alarm is enabled.

Real-Time Clock Control Register

This register contains control and status bits for the Real-Time Clock. Some bits in the RTC_CTRL register are cleared by a RESET. The ALARM flag and associated interrupt (if INT_EN is enabled) are cleared by reading this register. The ALARM flag is updated by clearing (locking) the RTC_UNLOCK bit or by an increment of the RTC count. Writing to the RTC_CTRL register also resets the RTC clock divider allowing the RTC to be synchronized to another time source.

SLP_WAKE indicates if an RTC alarm condition initiated the CPU recovery from SLEEP mode. This bit can be checked after RESET to determine if a sleep-mode recovery is caused by the RTC. SLP_WAKE is cleared by a Read of the RTC_CTRL register.

Setting BCD_EN causes the RTC to use BCD counting in all registers including the alarm set points.

CLK_SEL and FREQ_SEL select the RTC clock source. If the 32 kHz crystal option is selected the oscillator is enabled and the internal clock divider is set to divide by 32768. If the power-line frequency option is selected, the prescale value is set by FREQ_SEL, and the 32 kHz oscillator is disabled. See [Table 51](#).

Table 51. Real-Time Clock Control Register; (RTC_CTRL = 00EDh)

Bit	7	6	5	4	3	2	1	0
Reset	X	0	X	X	X	X	0/1	0
CPU Access	R	R/W	R/W	R/W	R/W	R	R	R/W

Note: X = Unchanged by RESET; R = Read Only; R/W = Read/Write.

Bit Position	Value	Description
7 ALARM	0	Alarm interrupt is inactive.
	1	Alarm interrupt is active.
6 INT_EN	0	Interrupt on alarm condition is disabled.
	1	Interrupt on alarm condition is enabled.
5 BCD_EN	0	RTC count and alarm value registers are binary.
	1	RTC count and alarm value registers are binary-coded decimal (BCD).
4 CLK_SEL	0	RTC clock source is crystal oscillator output (32768 Hz). On-chip 32768 Hz oscillator is enabled.
	1	RTC clock source is power-line frequency input. On-chip 32768 Hz oscillator is disabled.
3 FREQ_SEL	0	Power-line frequency is 60 Hz.
	1	Power-line frequency is 50 Hz.
2	0	Reserved.
1 SLP_WAKE	0	RTC does not generate a sleep-mode recovery reset.
	1	RTC Alarm generates a sleep-mode recovery reset.
0 RTC_UNLOCK	0	RTC count registers are locked to prevent Write access. RTC counter is enabled.
	1	RTC count registers are unlocked to allow Write access. RTC counter is disabled.

Universal Asynchronous Receiver/Transmitter

The UART module implements all of the logic required to support several asynchronous communications protocols. The module also implements two separate 16-byte-deep FIFOs for both transmission and reception. A block diagram of the UART is displayed in Figure 25.




Figure 25. UART Block Diagram

The UART module provides the following asynchronous communication protocol-related features and functions:

- 5-, 6-, 7-, 8- or 9-bit data transmission
- Even/odd, space/mark, or no parity bit generation and detection
- Start and stop bit generation and detection
- Supports up to two stop bits
- Line break detection and generation
- Receiver overrun and framing errors detection
- Logic and associated I/O to provide modem handshake capability

UART Functional Description

The UART function implements:

- The transmitter and associated control logic
- The receiver and associated control logic
- The modem interface and associated logic

UART Functions

The UART function implements:

- The transmitter and associated control logic
- The receiver and associated control logic
- The modem interface and associated logic

UART Transmitter

The transmitter block controls the data transmitted on the TxD output. It implements the FIFO, accessed through the UARTx_THR register, the transmit shift register, the parity generator, and control logic for the transmitter to control parameters for the asynchronous communication protocol.

The UARTx_THR is a Write Only register. The processor writes the data byte to be transmitted into this register. In the FIFO mode, up to 16 data bytes can be written via the UARTx_THR register. The data byte from the FIFO is transferred to the transmit shift register at the appropriate time and transmitted out on TxD output. After SYNC_RESET, the UARTx_THR register is empty. Therefore, the Transmit Holding Register Empty (THRE) bit (bit 5 of the UARTx_LSR register) is 1 and an interrupt is sent to the processor (if interrupts are enabled). The processor can reset this interrupt by loading data into the UARTx_THR register, which clears the transmitter interrupt.

The transmit shift register places the byte to be transmitted on the TxD signal serially. The lsb of the byte to be transmitted is shifted out first and the msb is shifted out last. The control logic within the block adds the asynchronous communication protocol bits to the data byte being transmitted. The transmitter block obtains the parameters for the protocol from the bits programmed via the UARTx_LCTL register. When enabled, an interrupt is generated after the most recent protocol bit is transmitted, which the processor may reset by loading data into the UARTx_THR register. The TxD output is set to 1 if the transmitter is idle (it does not contain any data to be transmitted).

The transmitter operates with the Baud Rate Generator (BRG) clock. The data bits are placed on the TxD output one time every 16 BRG clock cycles. The transmitter block also implements a parity generator that attaches the parity bit to the byte, if programmed. For

9-bit data, the host processor programs the parity bit generator so that it marks the byte as either address (mark parity) or data (space parity).

UART Receiver

The receiver block controls the data reception from the RxD signal. The receiver block implements a receiver shift register, receiver line error condition monitoring logic and Receiver Data Ready logic. It also implements the parity checker.

The UARTx_RBR is a Read Only register of the module. The processor reads received data from this register. The condition of the UARTx_RBR register is monitored by the DR bit (bit 0 of the UARTx_LSR register). The DR bit is 1 when a data byte is received and transferred to the UARTx_RBR register from the receiver shift register. The DR bit is reset only when the processor reads all of the received data bytes. If the number of bits received is less than eight, the unused MSBs of the data byte Read are 0

For 9-bit data, the receiver checks incoming bytes for space parity. This check routine generates a line status interrupt when an address byte is received, because address bytes contain mark parity bits. The processor clears the interrupt, determines if the address matches its own, then configures the receiver to either accept the subsequent data bytes if the address matches, or ignore the data if it does not.

The receiver uses the clock from the BRG for receiving the data. This clock must be 16 times the appropriate baud rate. The receiver synchronizes the shift clock on the falling edge of the RxD input start bit. It then receives a complete byte according to the set parameters. The receiver also implements logic to detect framing errors, parity errors, overrun errors, and break signals.

UART Modem Control

The modem control logic provides two outputs and four inputs for handshaking with the modem. Any change in the modem status inputs, except \overline{RI} , is detected and an interrupt can be generated. For \overline{RI} , an interrupt is generated only when the trailing edge of the \overline{RI} is detected. The module also provides LOOP mode for self-diagnostics.

UART Interrupts

There are six different sources of interrupts from the UART.

The six sources of interrupts are:

- Transmitter (two different interrupts)
- Receiver (three different interrupts)
- Modem status

UART Transmitter Interrupt

The transmitter hold register empty interrupt is generated if there is no data available in the hold register. The transmission complete interrupt is generated after the data in the shift register is sent. Both interrupts can be disabled using individual interrupt enable bits or cleared by writing data into the UARTx_THR register.

UART Receiver Interrupts

A receiver interrupt can be generated by three possible sources. The first source, a Receiver Data Ready, indicates that one or more data bytes are received and are ready to be read. This interrupt is generated if the number of bytes in the receiver FIFO is greater than or equal to the trigger level. If the FIFO is not enabled, the interrupt is generated if the receive buffer contains a data byte. This interrupt is cleared by reading the UARTx_RBR.

The second interrupt source is the receiver time-out. A receiver time-out interrupt is generated when there are fewer data bytes in the receiver FIFO than the trigger level and there are no reads and writes to or from the receiver FIFO for four consecutive byte times. When the receiver time-out interrupt is generated, it is cleared only after emptying the entire receive FIFO.

The first two interrupt sources from the receiver (data ready and time-out) share an interrupt enable bit.

The third source of a receiver interrupt is a line status error, indicating an error in byte reception. This error may result from:

- Incorrect received parity. For 9-bit data, *incorrect parity* indicates detection of an address byte
- Incorrect framing; that is, the stop bit is not detected by receiver at the end of the byte
- Receiver over run condition
- A BREAK condition being detected on the receive data input

An interrupt due to one of the above conditions is cleared when the UARTx_LSR register is read. In FIFO mode, a line status interrupt is generated only after the received byte with an error reaches the top of the FIFO and is ready to be read.

A line status interrupt is activated (provided this interrupt is enabled) as long as the Read pointer of the receiver FIFO points to the location of the FIFO that contains a byte with the error. The interrupt is immediately cleared when the UARTx_LSR register is read. The ERR bit of the UARTx_LSR register is active as long as an erroneous byte is present in the receiver FIFO.

UART Modem Status Interrupt

The modem status interrupt is generated if there is any change in state of the modem status inputs to the UART. This interrupt is cleared when the processor reads the UARTx_MSR register.

UART Recommended Usage

The following is the standard sequence of events that occur in the eZ80F92 device using the UART. A description of each follows.

- Module reset
- Control transfers to configure UART operation
- Data transfers

Module Reset

Upon reset, all internal registers are set to their default values. All command status registers are programmed with their default values, and the FIFOs are flushed.

Control Transfers

Based on the requirements of the application, the data transfer baud rate is determined and the BRG is configured to generate a 16X clock frequency. Interrupts are disabled and the communication control parameters are programmed in the UARTx_LCTL register. The FIFO configuration is determined and the receive trigger levels are set in the UARTx_FCTL register. The status registers, UARTx_LSR and UARTx_MSR, are read, and ensure that none of the interrupt sources are active. The interrupts are enabled (except for the transmit interrupt) and the application is ready to use the module for transmission/reception.

Data Transfers

Transmit. To transmit data, the application enables the transmit interrupt. An interrupt is immediately expected in response. The application reads the UARTx_IIR register and determines whether the interrupt occurs due to an empty UARTx_THR register or due to a completed transmission. Upon this determination, the application writes the pertinent transmit data bytes to the UARTx_THR register. The number of bytes that the application writes depends on whether or not the FIFO is enabled. If the FIFO is enabled, the application can write 16 bytes at a time. If not, the application can write one byte at a time. As a result of the first Write, the interrupt is deactivated. The processor then waits for the next interrupt. When the interrupt is raised by the UART module, the processor repeats the same process until it exhausts all of the data for transmission.

To control and check the modem status, the application sets up the modem by writing to the UARTx_MCTL register and reading the UARTx_MCTL register before starting the process mentioned above.

Receive. The receiver is always enabled, and it continually checks for the start bit on the RxD input signal. When an interrupt is raised by the UART module, the application reads the UARTx_IIR register and determines the cause for the interrupt. If the cause is a line status interrupt, the application reads the UARTx_LSR register, reads the data byte and

then can discard the byte or take other appropriate action. If the interrupt is caused by a receive-data-ready condition, the application alternately reads the UARTx_LSR and UARTx_RBR registers and removes all of the received data bytes. It reads the UARTx_LSR register before reading the UARTx_RBR register to determine that there is no error in the received data.

To control and check modem status, the application sets up the modem by writing to the UARTx_MCTL register and reading the UARTx_MSR register before starting the process mentioned above.

Poll Mode Transfers. When interrupts are disabled, all data transfers are referred to as poll mode transfers. In poll mode transfers, the application must continually poll the UARTx_LSR register to transmit or receive data without enabling the interrupts. The same is true for the UARTx_MSR register. If the interrupts are not enabled, the data in the UARTx_IIR register cannot be used to determine the cause of an interrupt.

Baud Rate Generator

The Baud Rate Generator consists of a 16-bit downcounter, two registers, and associated decoding logic. The initial value of the Baud Rate Generator is defined by the two BRG Divisor Latch registers, {UARTx_BRG_H, UARTx_BRG_L}. At the rising edge of each system clock, the BRG decrements until it reaches the value 0001h. On the next system clock rising edge, the BRG reloads the initial value from {UARTx_BRG_H, UARTx_BRG_L} and outputs a pulse to indicate the end-of-count. Calculate the UART data rate with the following equation:

$$\text{UART Data Rate (bps)} = \frac{\text{System Clock Frequency}}{16 \times (\text{UART Baud Rate Generator Divisor})}$$

Upon RESET, the 16-bit BRG divisor value resets to 0002h. A minimum BRG divisor value of 0001h is also valid, and effectively bypasses the BRG. A software Write to either the Low- or High-byte registers for the BRG Divisor Latch causes both the Low and High bytes to load into the BRG counter, and causes the count to restart.

The divisor registers can only be accessed if bit 7 of the UART Line Control register (UARTx_LCTL) is set to 1. After reset, this bit is reset to 0.

Recommended Usage of the Baud Rate Generator

The following is the normal sequence of operations that should occur after the eZ80F92 device is powered on to configure the Baud Rate Generator:

- Assert and deassert RESET
- Set UARTx_LCTL[7] to 1 to enable access of the BRG divisor registers
- Program the UARTx_BRG_L and UARTx_BRG_H registers
- Clear UARTx_LCTL[7] to 0 to disable access of the BRG divisor registers

BRG Control Registers

UART Baud Rate Generator Register—Low and High Bytes

The registers hold the Low and High bytes of the 16-bit divisor count loaded by the processor for UART baud rate generation. The 16-bit clock divisor value is returned by {UARTx_BRG_H, UARTx_BRG_L}, where *x* is either 0 or 1 to identify the two available UART devices. Upon RESET, the 16-bit BRG divisor value resets to 0002h. The initial 16-bit divisor value must be between 0002h and FFFFh as the values 0000h and 0001h are invalid, and proper operation is not guaranteed. As a result, the minimum BRG clock divisor ratio is 2.

A Write to either the Low- or High-byte registers for the BRG Divisor Latch causes both bytes to be loaded into the BRG counter. The count is then restarted.

Bit 7 of the associated UART Line Control register (UARTx_LCTL) must be set to 1 to access this register. See [Table 52](#) and [Table 53](#) on page 111. See the UART Line Control Register (UARTx_LCTL) on page 116 for more information.

► **Note:** *The UARTx_BRG_L registers share the same address space with the UARTx_RBR and UARTx_THR registers. The UARTx_BRG_H registers share the same address space with the UARTx_IER registers. Bit 7 of the associated UART Line Control register (UARTx_LCTL) must be set to 1 to enable access to the BRG registers.*

Table 52. UART Baud Rate Generator Register—Low Bytes(UART0_BRG_L = 00C0h, UART1_BRG_L = 00D0h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	1	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: R = Read only; R/W = Read/Write.								

Bit Position	Value	Description
[7:0] UART_BRG_L	00h– FFh	These bits represent the Low byte of the 16-bit Baud Rate Generator divider value. The complete BRG divisor value is returned by {UART_BRG_H, UART_BRG_L}.

Table 53. UART Baud Rate Generator Register—High Bytes(UART0_BRG_H = 00C1h, UART1_BRG_H = 00D1h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: R = Read only; R/W = Read/Write.								

Bit Position	Value	Description
[7:0] UART_BRG_H	00h– FFh	These bits represent the High byte of the 16-bit Baud Rate Generator divider value. The complete BRG divisor value is returned by {UART_BRG_H, UART_BRG_L}.

UART Registers

After a RESET, all UART registers are set to their default values. Any writes to unused registers or register bits are ignored and reads return a value of 0. For compatibility with future revisions, unused bits within a register should always be written with a value of 0. Read/Write attributes, reset conditions, and bit descriptions of all of the UART registers are provided in this section.

UART Transmit Holding Register

If less than eight bits are programmed for transmission, the lower bits of the byte written to this register are selected for transmission. The transmit FIFO is mapped at this address. The user can write up to 16 bytes for transmission at one time to this address if the FIFO is enabled by the application. If the FIFO is disabled, this buffer is only one byte deep.

These registers share the same address space as the UARTx_RBR and UARTx_BRG_L registers. See [Table 54](#) on page 112.

Table 54. UART Transmit Holding Registers(UART0_THR = 00C0h, UART1_THR = 00D0h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write only.

Bit Position	Value	Description
[7:0] TxD	00h– FFh	Transmit data byte.

UART Receive Buffer Register

The bits in this register reflect the data received. If less than eight bits are programmed for receive, the lower bits of the byte reflect the bits received whereas upper unused bits are 0. The receive FIFO is mapped at this address. If the FIFO is disabled, this buffer is only one byte deep.

These registers share the same address space as the UART_x_THR and UART_x_BRG_L registers. See [Table 55](#).

Table 55. UART Receive Buffer Registers(UART0_RBR = 00C0h, UART1_RBR = 00D0h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read only.

Bit Position	Value	Description
[7:0] RxD	00h– FFh	Receive data byte.

UART Interrupt Enable Register

The UARTx_IER register is used to enable and disable the UART interrupts. The UARTx_IER registers share the same I/O addresses as the UARTx_BRG_H registers. See [Table 56](#).

Table 56. UART Interrupt Enable Registers(UART0_IER = 00C1h, UART1_IER = 00D1h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R/W	R/W	R/W	R/W	R/W

Note: R = Read Only; R/W = Read/Write.

Bit Position	Value	Description
[7:5]	000	Reserved.
4 TCIE	0	Transmission complete interrupt is disabled.
	1	Transmission complete interrupt is generated when both the transmit hold register and the transmit shift register are empty.
3 MIIE	0	Modem interrupt on edge detect of status inputs is disabled.
	1	Modem interrupt on edge detect of status inputs is enabled.
2 LSIE	0	Line status interrupt is disabled.
	1	Line status interrupt is enabled for receive data errors: incorrect parity bit received, framing error, overrun error, or break detection.
1 TIE	0	Transmit interrupt is disabled.
	1	Transmit interrupt is enabled. Interrupt is generated when the transmit FIFO/buffer is empty indicating no more bytes available for transmission.
0 RIE	0	Receive interrupt is disabled.
	1	Receive interrupt and receiver time-out interrupt are enabled. Interrupt is generated if the FIFO/buffer contains data ready to be read or if the receiver times out.

UART Interrupt Identification Register

The Read Only UARTx_IIR register allows the user to check whether the FIFO is enabled and the status of interrupts. These registers share the same I/O addresses as the UARTx_FCTL registers. See [Table 57](#) and [Table 58](#).

Table 57. UART Interrupt Identification Registers(UART0_IIR = 00C2h, UART1_IIR = 00D2h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	1
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read only.

Bit Position	Value	Description
[7:6] FSTS	00	FIFO is disabled.
	10	Receive FIFO is disabled (MULTIDROP mode).
	11	FIFO is enabled.
[5:4]	00	Reserved.
[3:1] INSTS	000– 110	Interrupt Status Code The code indicated in these three bits is valid only if INTBIT is 1. If two internal interrupt sources are active and their respective enable bits are High, only the higher priority interrupt is seen by the application. The lower-priority interrupt code is indicated only after the higher-priority interrupt is serviced. Table 58 lists the interrupt status codes.
	0 INTBIT	0
1		There is not an active interrupt source within the UART.

Table 58. UART Interrupt Status Codes

INSTS Value	Priority	Interrupt Type
011	Highest	Receiver Line Status
010	Second	Receiver Data Ready or Trigger Level
110	Third	Character Time-out
101	Fourth	Transmission Complete

Table 58. UART Interrupt Status Codes (Continued)

INSTS Value	Priority	Interrupt Type
001	Fifth	Transmit Buffer Empty
000	Lowest	Modem Status

UART FIFO Control Register

This register is used to monitor trigger levels, clear FIFO pointers, and enable or disable the FIFO. The UART_x_FCTL registers share the same I/O addresses as the UART_x_IIR registers. See [Table 59](#).

Table 59. UART FIFO Control Registers(UART0_FCTL = 00C2h, UART1_FCTL = 00D2h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write only.

Bit Position	Value	Description
[7:6] TRIG	00	Receive FIFO trigger level set to 1. Receive data interrupt is generated when there is 1 byte in the FIFO. Valid only if FIFO is enabled.
	01	Receive FIFO trigger level set to 4. Receive data interrupt is generated when there are 4 bytes in the FIFO. Valid only if FIFO is enabled.
	10	Receive FIFO trigger level set to 8. Receive data interrupt is generated when there are 8 bytes in the FIFO. Valid only if FIFO is enabled.
	11	Receive FIFO trigger level set to 14. Receive data interrupt is generated when there are 14 bytes in the FIFO. Valid only if FIFO is enabled.
[5:3]	000	Reserved.
2 CLRTXF	0	No effect.
	1	Clear the transmit FIFO and reset the transmit FIFO pointer. Valid only if the FIFO is enabled.

Bit Position	Value	Description
1 CLRRXF	0	No effect.
	1	Clear the receive FIFO, clear the receive error FIFO, and reset the receive FIFO pointer. Valid only if the FIFO is enabled.
0 FIFOEN	0	Transmit and receive FIFOs are disabled. Transmit and receive buffers are only 1 byte deep.
	1	Transmit and receive FIFOs are enabled*.

Note: *Receive FIFO is not enabled during MULTIDROP mode.

UART Line Control Register

This register is used to control the communication control parameters. See [Table 60](#) and [Table 61](#) on page 118.

Table 60. UART Line Control Registers(UART0_LCTL = 00C3h, UART1_LCTL = 00D3h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
7 DLAB	0	Access to the UART registers at I/O addresses UARTx_RBR, UARTx_THR, and UARTx_IER is enabled.
	1	Access to the Baud Rate Generator registers at I/O addresses UARTx_BRG_L and UARTx_BRG_H is enabled.

Note: *Receive Parity is set to SPACE in MULTIDROP mode.

Bit Position	Value	Description
6 SB	0	Do not send a BREAK signal.
	1	Send Break UART sends continuous zeroes on the transmit output from the next bit boundary. The transmit data in the transmit shift register is ignored. After forcing this bit High, the TxD output is 0 only after the bit boundary is reached. Just before forcing TxD to 0, the transmit FIFO is cleared. Any new data written to the transmit FIFO during a break should be written only after the THRE bit of UARTx_LSR register goes High. This new data is transmitted after the UART recovers from the break. After the break is removed, the UART recovers from the break for the next BRG edge.
5 FPE	0	Do not force a parity error.
	1	Force a parity error. When this bit and the parity enable bit (PEN) are both 1, an incorrect parity bit is transmitted with the data byte.
4 EPS	0	Use odd parity for transmit and receive. The total number of 1 bits in the transmit data plus parity bit is odd. Use as a SPACE bit in MULTIDROP mode. See Table 62 on page 118 for parity select definitions.*
	1	Use even parity for transmit and receive. The total number of 1 bits in the transmit data plus parity bit is even. Use as a MARK bit in MULTIDROP mode. See Table 62 on page 118 for parity select definitions.
3 PEN	0	Parity bit transmit and receive is disabled.
	1	Parity bit transmit and receive is enabled. For transmit, a parity bit is generated and transmitted with every data character. For receive, the parity is checked for every incoming data character. In MULTIDROP mode, receive parity is checked for space parity.
[2:0] CHAR	000– 111	UART Character Parameter Selection—see Table 61 on page 118 for a description of the values.

Note: *Receive Parity is set to SPACE in MULTIDROP mode.

Table 61. UART Character Parameter Definition

CHAR[2:0]	Character Length (Tx/Rx Data Bits)	Stop Bits (Tx Stop Bits)
000	5	1
001	6	1
010	7	1
011	8	1
100	5	2
101	6	2
110	7	2
111	8	2

Table 62. Parity Select Definition for Multidrop Communications

MDM UARTx_MGTL[5]	EPS UARTx_LCTL940	Parity Type
0	0	odd
0	1	even
1	0	space
1	1*	mark

Note: *In MULTIDROP mode, EPS resets to 0 after the first character is sent.

UART Modem Control Register

This register is used to control and check the modem status, as listed in [Table 63](#).

Table 63. UART Modem Control Registers(UART0_MCTL = 00C4h, UART1_MCTL = 00D4h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Note: R = Read Only; R/W = Read/Write.

Bit Position	Value	Description
[7:6]	00b	Reserved—must be 00b.
5 MDM	0	MULTIDROP mode disabled.
	1	MULTIDROP mode enabled. See Table 62 on page 118 for parity select definitions.
4 LOOP	0	LOOP BACK mode is not enabled.
	1	LOOP BACK mode is enabled. The UART operates in internal LOOP BACK mode. The transmit data output port is disconnected from the internal transmit data output and set to 1. The receive data input port is disconnected and internal receive data is connected to internal transmit data. The modem status input ports are disconnected and the four bits of the modem control register are connected as modem status inputs. The two modem control output ports (OUT1&2) are set to their inactive state.
3 OUT2	0–1	No function in normal operation.
		In LOOP BACK mode, this bit is connected to the DCD bit in the UART Status Register.
2 OUT1	0–1	No function in normal operation.
		In LOOP BACK mode, this bit is connected to the RI bit in the UART Status Register.
1 RTS	0–1	Request To Send In normal operation, the $\overline{\text{RTS}}$ output port is the inverse of this bit. In LOOP BACK mode, this bit is connected to the CTS bit in the UART Status Register.
0 DTR	0–1	Data Terminal Ready In normal operation, the $\overline{\text{DTR}}$ output port is the inverse of this bit. In LOOP BACK mode, this bit is connected to the DSR bit in the UART Status Register.

UART Line Status Register

This register is used to show the status of UART interrupts and registers. See [Table 64](#).

Table 64. UART Line Status Registers(UART0_LSR = 00C5h, UART1_LSR = 00D5h)

Bit	7	6	5	4	3	2	1	0
Reset	0	1	1	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read only.

Bit Position	Value	Description
7 ERR	0	Always 0 when operating in with the FIFO disabled. With the FIFO enabled, this bit is reset when the UARTx_LSR register is read and there are no more bytes with error status in the FIFO.
	1	Error detected in the FIFO. There is at least 1 parity, framing or break indication error in the FIFO.
6 TEMT	0	Transmit holding register/FIFO is not empty or transmit shift register is not empty or transmitter is not idle.
	1	Transmit holding register/FIFO and transmit shift register are empty; and the transmitter is idle. This bit cannot be set to 1 during the BREAK condition. This bit only becomes 1 after the BREAK command is removed.
5 THRE	0	Transmit holding register/FIFO is not empty.
	1	Transmit holding register/FIFO is empty. This bit cannot be set to 1 during the BREAK condition. This bit only becomes 1 after the BREAK command is removed.
4 BI	0	Receiver does not detect a BREAK condition. This bit is reset to 0 when the UARTx_LSR register is read.
	1	Receiver detects a BREAK condition on the receive input line. This bit is 1 if the duration of BREAK condition on the receive data is longer than one character transmission time, the time depends on the programming of the UARTx_LSR register. In case of FIFO only one null character is loaded into the receiver FIFO with the framing error. The framing error is revealed to the CPU whenever that particular data is read from the receiver FIFO.

Bit Position	Value	Description
3 FE	0	No framing error detected for character at the top of the FIFO. This bit is reset to 0 when the UARTx_LSR register is read.
	1	Framing error detected for the character at the top of the FIFO. This bit is set to 1 when the stop bit following the data/parity bit is logic 0.
2 PE	0	The received character at the top of the FIFO does not contain a parity error. In multidrop mode, this indicates that the received character is a data byte. This bit is reset to 0 when the UARTx_LSR register is read.
	1	The received character at the top of the FIFO contains a parity error. In multidrop mode, this indicates that the received character is an address byte.
1 OE	0	The received character at the top of the FIFO does not contain an overrun error. This bit is reset to 0 when the UARTx_LSR register is read.
	1	Overrun error is detected. If the FIFO is not enabled, this indicates that the data in the receive buffer register was not read before the next character was transferred into the receiver buffer register. If the FIFO is enabled, this indicates the FIFO was already full when an additional character was received by the receiver shift register. The character in the receiver shift register is not put into the receiver FIFO.
0 DR	0	This bit is reset to 0 when the UARTx_RBR register is read or all bytes are read from the receiver FIFO.
	1	Data Ready If the FIFO is not enabled, this bit is set to 1 when a complete incoming character is transferred into the receiver buffer register from the receiver shift register. If the FIFO is enabled, this bit is set to 1 when a character is received and transferred to the receiver FIFO.

UART Modem Status Register

This register is used to show the status of the UART signals. See [Table 65](#) on page 122.

Table 65. UART Modem Status Registers(UART0_MSR = 00C6h, UART1_MSR = 00D6h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read only.

Bit Position	Value	Description
7 DCD	0–1	Data Carrier Detect In NORMAL mode, this bit reflects the inverted state of the $\overline{\text{DCDx}}$ input pin. In LOOP BACK mode, this bit reflects the value of the $\text{UARTx_MCTL}[3] = \text{out2}$.
6 RI	0–1	Ring Indicator In NORMAL mode, this bit reflects the inverted state of the $\overline{\text{RIx}}$ input pin. In LOOP BACK mode, this bit reflects the value of the $\text{UARTx_MCTL}[2] = \text{out1}$.
5 DSR	0–1	Data Set Ready In NORMAL mode, this bit reflects the inverted state of the $\overline{\text{DSRx}}$ input pin. In LOOP BACK mode, this bit reflects the value of the $\text{UARTx_MCTL}[0] = \text{DTR}$.
4 CTS	0–1	Clear To Send In NORMAL mode, this bit reflects the inverted state of the $\overline{\text{CTSx}}$ input pin. In LOOP BACK mode, this bit reflects the value of the $\text{UARTx_MCTL}[1] = \text{RTS}$.
3 DDCD	0–1	Delta Status Change of $\overline{\text{DCD}}$ This bit is set to 1 whenever the $\overline{\text{DCDx}}$ pin changes state. This bit is reset to 0 when the UARTx_MSR register is read.
2 TERI	0–1	Trailing Edge Change on $\overline{\text{RI}}$ This bit is set to 1 whenever a falling edge is detected on the $\overline{\text{RIx}}$ pin. This bit is reset to 0 when the UARTx_MSR register is read.
1 DDSR	0–1	Delta Status Change of $\overline{\text{DSR}}$ This bit is set to 1 whenever the $\overline{\text{DSRx}}$ pin changes state. This bit is reset to 0 when the UARTx_MSR register is read.
0 DCTS	0–1	Delta Status Change of $\overline{\text{CTS}}$ This bit is set to 1 whenever the $\overline{\text{CTSx}}$ pin changes state. This bit is reset to 0 when the UARTx_MSR register is read.

UART Scratch Pad Register

The UARTx_SPR register can be used by the system as a general-purpose Read/Write register. See [Table 66](#).

Table 66. UART Scratch Pad Registers(UART0_SPR = 00C7h, UART1_SPR = 00D7h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
[7:0] SPR	00h–FFh	The UART scratch pad register is available for use as a general-purpose Read/Write register.

Infrared Encoder/Decoder

The eZ80F92 device contains a UART to infrared encoder/decoder (endec). The IrDA endec is integrated with the on-chip UART0 to allow easy communication between the CPU and IrDA Physical Layer Specification Version 1.4-compatible infrared transceivers, as displayed in Figure 26. Infrared communication provides secure, reliable, high-speed, low-cost, point-to-point communication between PCs, PDAs, mobile telephones, printers, and other infrared-enabled devices.




Figure 26. Infrared System Block Diagram

Functional Description

When the IrDA endec is enabled, the transmit data from the on-chip UART is encoded as digital signals in accordance with the IrDA standard and output to the infrared transceiver. Likewise, data received from the infrared transceiver is decoded by the endec and passed to the UART. Communication is half-duplex, meaning that simultaneous data transmission and reception is not allowed.

The baud rate is set by the UART Baud Rate Generator, and supports IrDA standard baud rates from 9600 bps to 115.2 kbps. Higher baud rates than 115.2 kbps are possible, but do not meet IrDA specifications for these data rates. The UART must be enabled to use the

endec. See Universal Asynchronous Receiver/Transmitter on page 104 for more information about the UART and its Baud Rate Generator.

Transmit

The data to be transmitted via the IR transceiver is first sent to UART0. The UART transmit signal (TxD) and Baud Rate Clock are used by the IrDA endec to generate the modulation signal (IR_TxD) that drives the infrared transceiver. To enable transmit encoding, the IR_RxEN bit in the IR_CTL register must be set to 0.

Each UART bit is 16-clocks wide. If the data to be transmitted is a logical 1 (High), the IR_TxD signal remains Low (0) for the full 16-clock period. If the data to be transmitted is a logical 0, a 3-clock High (1) pulse is output following a 7-clock Low (0) period. Following the 3-clock High pulse, a 6-clock Low pulse completes the full 16-clock data period. Data transmission is displayed in Figure 27. During data transmission, the IR receive function should be disabled by clearing the IR_RxEN bit in the IR_CTL reg to 0. The SIR data format uses half-duplex communication; the UART does not transmit data while the receiver decoder is enabled.




Figure 27. Infrared Data Transmission

Receive

Data is received from the IR transceiver via the IR_RxD signal and decoded by the IrDA endec. This decoded data is passed from the endec to UART0. To enable receiver decode, the IR_RxEN bit in the IR_CTL register must be set to 1. The SIR data format uses half-duplex communication; therefore, the UART should not transmit data during normal operation while the receiver decoder is enabled.

The UART baud rate clock is used by the IrDA endec to generate the demodulated signal (RxD) that drives the UART. Each UART bit period is sixteen baud-clocks wide. Each IR_RXD bit is encoded during a bit period such that a 0 is represented by a pulse and a 1 is represented by no pulse. The IrDA Physical Layer Specification describes a nominal pulse as being $\frac{3}{16}$ of a bit period wide. In this case, if the data to be received is a logical 0 (Low), a 3-clock-wide Low (0) pulse is received following a 7-clock High (1) period. Following the 3-clock Low pulse is a 6-clock High pulse to complete the full 16-clock data period. If the data to be received is a logical 1 (High), the IR_RxD signal is held High (1) for the full 16-clock period. Data reception is displayed in [Figure 28](#).




Figure 28. Infrared Data Reception

The IrDA Physical Layer Specification allows for a minimum signal width as well as the nominal signal width described above. By definition, the received pulse duration can be as small as 1.41 seconds for all baud rates up to 115.2 kbps. [Table 67](#) outlines the minimum and maximum pulse durations for all baud rates supported by the eZ80[®] CPU. A receiver frequency divider based upon the system clock frequency measures this time limit and allows legal signals to pass to UART0.

Table 67. IrDA Physical Layer 1.4 Pulse Durations Specifications

Baud Rate	Minimum Pulse Width	Maximum Pulse Width
9600	1.41 s	22.13 s
19200	1.41 s	11.07 s
38400	1.41 s	5.96 s

Table 67. IrDA Physical Layer 1.4 Pulse Durations Specifications (Continued)

Baud Rate	Minimum Pulse Width	Maximum Pulse Width
57600	1.41 s	4.34 s
115200	1.41 s	2.23 s

Receiver Frequency Divider

The IrDA receiver uses a 6-bit frequency divider. The value is derived from the system clock to measure IR_RxD pulses. The IrDA endec detects pulses that are within the IrDA Physical Layer specified minimum and maximum ranges, with system clock frequencies from 5 MHz up to 50 MHz.

The upper four bits of the frequency divider factor are set via the `FREQ_DIV` bit in the `IR_CTL` register, based on the following equation:

$$\text{Frequency Divider Factor} = \frac{\text{System Clock Frequency (MHz)}}{\text{Target Frequency of 3.33 MHz}}$$

The remaining lower two bits of the divider are set to `03h`. The target frequency corresponds to a period of 1.2 seconds. The `FREQ_DIV` value must be rounded to the nearest integer and the resulting period of the 6-bit frequency divider must not be larger than 1.4 seconds, which is the IrDA defined minimum pulse width. If the period is greater than 1.4 seconds, `FREQ_DIV` should be rounded to the next lower integer. The receiver frequency divider value versus the system clock frequency is shown in table, below.

Table 68. Frequency Divider Values

System Clock	FREQ_DIV
< 5.0 MHz	00h*
5.0–7.8 MHz	01h
7.8–10.8 MHz	02h
10.8–13.6 MHz	03h
13.6–25 MHz	FLOOR[4-bit Frequency Divider Factor]
25–50 MHz	ROUND[4-bit Frequency Divider Factor]

Note: *The frequency divider is disabled when set to 00h.

Setting the upper 4 bits of IR_CTL to 00h disables the frequency divider but not the IrDA receiver. In this mode, the IrDA receiver uses edge detection on the IR_RxD bit stream.

Jitter

Due to the inherent sampling of the received IR_RxD signal by the Bit Rate Clock, some jitter can be expected on the first bit in any sequence of data. However, all subsequent bits in the received data stream are a fixed 16 clock periods wide.

Infrared Encoder/Decoder Signal Pins

The IrDA endec signal pins (IR_TxD and IR_RxD) are multiplexed with General-Purpose I/O (GPIO) pins. These GPIO pins must be configured for alternate function operation for the endec to operate.

The remaining six UART0 pins ($\overline{CTS0}$, $\overline{DCD0}$, $\overline{DSR0}$, $\overline{DTR0}$, \overline{RTS} and $\overline{RI0}$) are not required for use with the endec. The UART0 modem status interrupt should be disabled to prevent unwanted interrupts from these pins. The GPIO pins corresponding to these six unused UART0 pins can be used for inputs, outputs, or interrupt sources. Recommended GPIO Port D control register settings are provided in [Table 69](#). See General-Purpose Input/Output on page 39 for additional information about setting the GPIO Port modes.

Table 69. GPIO Mode Selection when using the IrDA Encoder/Decoder

GPIO Port D Bits	Allowable GPIO Port Mode	Allowable Port Mode Functions
PD0	7	Alternate function.
PD1	7	Alternate function.
PD2–PD7	Any other than GPIO Mode 7 (1, 2, 3, 4, 5, 6, 8, or 9)	Output, input, open-drain, open-source, level-sensitive interrupt input, or edge-triggered interrupt input.

Loopback Testing

Both internal and external loopback testing can be accomplished with the IrDA endec on the eZ80F92 device. Setting the LOOP_BACK bit to 1 enables internal loopback testing. During internal loopback, the IR_TxD output signal is inverted and connected on-chip to the IR_RxD input. External loopback testing of the off-chip IrDA transceiver can be accomplished by transmitting data from the UART while the receiver is enabled (IR_RxEN set to 1).

Infrared Encoder/Decoder Register

After a RESET, the Infrared Encoder/Decoder register is set to its default value. Any writes to unused register bits are ignored and reads return a value of 0. The IR_CTL register is listed in [Table 70](#).

Table 70. Infrared Encoder/Decoder Control Registers(IR_CTL = 00BFh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R = Read only; R/W = Read/Write.

Bit Position	Value	Description
[7:3]	000000	Reserved.
2 LOOP_BACK	0	Internal LOOP BACK mode is disabled.
	1	Internal LOOP BACK mode is enabled. IR_TxD output is inverted and connected to IR_RxD input for internal loop back testing.
1 IR_RxEN	0	IR_RxD data is ignored.
	1	IR_RxD data is passed to UART0 RxD.
0 IR_EN	0	IrDA endec is disabled.
	1	IrDA endec is enabled.

Serial Peripheral Interface

The Serial Peripheral Interface (SPI) is a synchronous interface allowing several SPI-type devices to be interconnected. The SPI is a full-duplex, synchronous, character-oriented communication channel that employs a four-wire interface. The SPI block consists of a transmitter, receiver, baud rate generator, and control unit. During an SPI transfer, data is sent and received simultaneously by both the master and the slave SPI devices.

In a serial peripheral interface, separate signals are required for data and clock. The SPI may be configured as either a master or a slave. The connection of two SPI devices (one master and one slave) and the direction of data transfer is displayed in [Figure 29](#) and [Figure 30](#) on page 131.

- **Note:** *When using the SPI module in the master mode, Port B2 must not be used as GPIO. If you do attempt to use it as GPIO, even though it is assigned as a standard Mode 1 output pin, outputting a logic low on the pin will cause the SPI to trigger a Mode Fault.*





Figure 29.SPI Master Device

**Figure 30.SPI Slave Device**

SPI Signals

The four basic SPI signals are:

1. MISO (Master In, Slave Out)
2. MOSI (Master Out, Slave In)
3. SCK (SPI Serial Clock)
4. \overline{SS} (Slave Select)

These SPI signals are discussed in the following paragraphs. Each signal is described in both MASTER and SLAVE modes.

Master In, Slave Out

The Master In, Slave Out (MISO) pin is configured as an input in a master device and as an output in a slave device. It is one of the two lines that transfer serial data, with the msb sent first. The MISO pin of a slave device is placed in a high-impedance state if the slave is not selected. When the SPI is not enabled, this signal is in a high-impedance state.

Master Out, Slave In

The Master Out, Slave In (MOSI) pin is configured as an output in a master device and as an input in a slave device. It is one of the two lines that transfer serial data, with the msb sent first. When the SPI is not enabled, this signal is in a high-impedance state.

Slave Select

The active Low Slave Select (\overline{SS}) input signal is used to select the SPI as a slave device. It must be Low prior to all data communication and must stay Low for the duration of the data transfer.

The \overline{SS} input signal must be High for the SPI to operate as a master device. If the \overline{SS} signal goes Low, a Mode Fault error flag (MODF) is set in the SPI_SR register. See SPI Status Register (SPI_SR) on page 137 for more information.

When the Clock Phase bit (CPHA) is set to 0, the shift clock is the logical OR of \overline{SS} with SCK. In this clock phase mode, \overline{SS} must go High between successive characters in an SPI message. When CPHA is set to 1, \overline{SS} can remain Low for several SPI characters. In cases where there is only one SPI slave, its \overline{SS} line could be tied Low as long as CPHA is set to 1. See (SPI_CTL) on page 136 for more information about CPHA.

Serial Clock

The Serial Clock (SCK) is used to synchronize data movement both in and out of the device through its MOSI and MISO pins. The master and slave are each capable of exchanging a byte of data during a sequence of eight clock cycles. As SCK is generated by the master, the SCK pin becomes an input on a slave device. The SPI contains an internal divide-by-two clock divider. In MASTER mode, the SPI serial clock is one-half the frequency of the clock signal created by the SPI's Baud Rate Generator.

As displayed in Figure 31 and Table 71 on page 133, four possible timing relations may be chosen by using control bits CPOL and CPHA in the SPI Control register. See the SPI Control Register (SPI_CTL) on page 136. Both the master and slave must operate with the identical timing, clock polarity (CPOL), and clock phase (CPHA). The master device always places data on the MOSI line a half-cycle before the clock edge (SCK signal) so that the slave device latches the data.




Figure 31. SPI Timing

Table 71. SPI Clock Phase and Clock Polarity Operation

CPHA	CPOL	SCK Transmit Edge	SCK Receive Edge	SCK Idle State	SS High Between Characters?
0	0	Falling	Rising	Low	Yes
0	1	Rising	Falling	High	Yes
1	0	Rising	Falling	Low	No
1	1	Falling	Rising	High	No

SPI Functional Description

When a master transmits to a slave device via the MOSI signal, the slave device responds by sending data to the master via the master's MISO signal. The resulting implication is a full-duplex transmission, with both data out and data in synchronized with the same clock signal. Thus the byte transmitted is replaced by the byte received and eliminates the requirement for separate transmit-empty and receive-full status bits. A single status bit, SPIF, is used to signify that the I/O operation is completed, see the SPI Status Register (SPI_SR) on page 137.

The SPI is double-buffered on Read, but not on Write. If a Write is performed during data transfer, the transfer occurs uninterrupted, and the Write is unsuccessful. This condition causes the WRITE COLLISION (WCOL) status bit in the SPI_SR register to be set. After a data byte is shifted, the SPIF flag of the SPI_SR register is set.

In SPI MASTER mode, the SCK pin functions as an output. It idles High or Low, depending on the CPOL bit in the SPI_CTL register, until data is written to the shift register. Data transfer is initiated by writing to the transmit shift register, SPI_TSR. Eight clocks are then generated to shift the 8 bits of transmit data out the MOSI pin while shifting in 8 bits of data on the MISO pin. After transfer, the SCK signal idles.

In SPI SLAVE mode, the start logic receives a logic Low from the \overline{SS} pin and a clock input at the SCK pin, and the slave is synchronized to the master. Data from the master is received serially from the slave MOSI signal and loads the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the Read buffer. During a Write cycle data is written into the shift register, then the slave waits for the SPI master to initiate a data transfer, supply a clock signal, and shift the data out on the slave's MISO signal.

If the CPHA bit in the SPI_CTL register is 0, a transfer begins when \overline{SS} pin signal goes Low and the transfer ends when \overline{SS} goes High after eight clock cycles on SCK. When the CPHA bit is set to 1, a transfer begins the first time SCK becomes active while \overline{SS} is Low and the transfer ends when the SPIF flag gets set.

SPI Flags

Mode Fault

The Mode Fault flag (MODF) indicates that there may be a multimaster conflict for system control. The MODF bit is normally cleared to 0 and is only set to 1 when the master device's \overline{SS} pin is pulled Low. When a mode fault is detected, the following occurs:

1. The MODF flag (SPI_SR[4]) is set to 1.
2. The SPI device is disabled by clearing the SPI_EN bit (SPI_CTL[5]) to 0.
3. The MASTER_EN bit (SPI_CTL[4]) is cleared to 0, forcing the device into SLAVE mode.
4. If the SPI interrupt is enabled by setting IRQ_EN (SPI_CTL[7]) High, an SPI interrupt is generated.

Clearing the Mode Fault flag is performed by reading the SPI Status register. The other SPI control bits (SPI_EN and MASTER_EN) must be restored to their original states by user software after the Mode Fault flag is cleared.

Write Collision

The WRITE COLLISION flag, WCOL (SPI_SR[5]), is set to 1 when an attempt is made to write to the SPI Transmit Shift register (SPI_TSR) while data transfer occurs. Clearing the WCOL bit is performed by reading SPI_SR with the WCOL bit set.

SPI Baud Rate Generator

The SPI's Baud Rate Generator creates a lower frequency clock from the high-frequency system clock. The Baud Rate Generator output is used as the clock source by the SPI.

Baud Rate Generator Functional Description

The SPI's Baud Rate Generator consists of a 16-bit downcounter, two 8-bit registers, and associated decoding logic. The Baud Rate Generator's initial value is defined by the two BRG Divisor Latch registers, {SPI_BRG_H, SPI_BRG_L}. At the rising edge of each system clock, the BRG decrements until it reaches the value 0001h. On the next system clock rising edge, the BRG reloads the initial value from {SPI_BRG_H, SPI_BRG_L} and outputs a pulse to indicate the end-of-count. Calculate the SPI Data Rate with the following equation:

$$\text{SPI Data Rate (bps)} = \frac{\text{System Clock Frequency}}{2 \times \text{SPI Baud Rate Generator Divisor}}$$

Upon RESET, the 16-bit BRG divisor value resets to 0002h. When the SPI is operating as a Master, the BRG divisor value must be set to a value of 0003h or greater. When the SPI is operating as a Slave, the BRG divisor value must be set to a value of 0004h or greater. A software Write to either the Low- or High-byte registers for the BRG Divisor Latch causes both the Low and High bytes to load into the BRG counter, and causes the count to restart.

Data Transfer Procedure with SPI Configured as the Master

1. Load the SPI Baud Rate Generator Registers, SPI_BRG_H and SPI_BRG_L.
2. External device must deassert the \overline{SS} pin if currently asserted.
3. Load the SPI Control Register, SPI_CTL.
4. Assert the \overline{ENABLE} pin of the slave device using a GPIO pin.
5. Load the SPI Transmit Shift Register, SPI_TSR.
6. When the SPI data transfer is complete, deassert the \overline{ENABLE} pin of the slave device.

Data Transfer Procedure with SPI Configured as a Slave

1. Load the SPI Baud Rate Generator Registers, SPI_BRG_H and SPI_BRG_L.
2. Load the SPI Transmit Shift Register, SPI_TSR. This load cannot occur while the SPI slave is currently receiving data.
3. Wait for the external SPI Master device to initiate the data transfer by asserting \overline{SS} .

SPI Registers

There are six registers in the Serial Peripheral Interface which provide control, status, and data storage functions. The SPI registers are described in the following paragraphs.

SPI Baud Rate Generator Registers—Low Byte and High Byte

These registers hold the Low and High bytes of the 16 bit divisor count loaded by the processor for baud rate generation. The 16 bit clock divisor value is returned by {SPI_BRG_H, SPI_BRG_L}. Upon RESET, the 16 bit BRG divisor value resets to 0002h. When configured as a Master, the 16 bit divisor value must be between 0003h and FFFFh, inclusive. When configured as a Slave, the 16 bit divisor value must be between 0004h and FFFFh, inclusive.

A Write to either the Low or High byte registers for the BRG Divisor Latch causes both bytes to be loaded into the BRG counter and the count restarted. See [Table 72](#) and [Table 73](#).

Table 72. SPI Baud Rate Generator Register—Low Byte(SPI_BRG_L = 00B8h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	1	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
[7:0] SPI_BRG_L	00h– FFh	These bits represent the Low byte of the 16-bit Baud Rate Generator divider value. The complete BRG divisor value is returned by {SPI_BRG_H, SPI_BRG_L}.

Table 73. SPI Baud Rate Generator Register—High Byte (SPI_BRG_H = 00B9h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
[7:0] SPI_BRG_H	00h– FFh	These bits represent the High byte of the 16-bit Baud Rate Generator divider value. The complete BRG divisor value is returned by {SPI_BRG_H, SPI_BRG_L}.

This register is used to control and setup the serial peripheral interface. The SPI should be disabled prior to making any changes to CPHA or CPOL. See disabled prior to making any changes to CPHA or CPOL. See [Table 74](#) on page 137.

Table 74. SPI Control Register(SPI_CTL = 00BAh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	1	0	0
CPU Access	R/W	R	R/W	R/W	R/W	R/W	R	R

Note: R = Read Only; R/W = Read/Write.

Bit Position	Value	Description
7 IRQ_EN	0	SPI system interrupt is disabled.
	1	SPI system interrupt is enabled.
6	0	Reserved.
5 SPI_EN	0	SPI is disabled.
	1	SPI is enabled.
4 MASTER_EN	0	When enabled, the SPI operates as a slave.
	1	When enabled, the SPI operates as a master.
3 CPOL	0	Master SCK pin idles in a Low (0) state.
	1	Master SCK pin idles in a High (1) state.
2 CPHA	0	SS must go High after transfer of every byte of data.
	1	SS can remain Low to transfer any number of data bytes.
[1:0]	00	Reserved.

SPI Status Register

The SPI Status Read Only register returns the status of data transmitted using the serial peripheral interface. Reading the SPI_SR register clears Bits 7, 6, and 4 to a logical 0. See [Table 75](#).

Table 75. SPI Status Register(SPI_SR = 00BBh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read Only.

Bit Position	Value	Description
7 SPIF	0	SPI data transfer is not finished.
	1	SPI data transfer is finished. If enabled, an interrupt is generated. This bit flag is cleared to 0 by a Read of the SPI_SR register.
6 WCOL	0	An SPI write collision is not detected.
	1	An SPI write collision is detected. This bit flag is cleared to 0 by a Read of the SPI_SR registers.
5	0	Reserved.
4 MODF	0	A mode fault (multimaster conflict) is not detected.
	1	A mode fault (multimaster conflict) is detected. This bit flag is cleared to 0 by a Read of the SPI_SR register.
[3:0]	0000	Reserved.

SPI Transmit Shift Register

The SPI Transmit Shift register (SPI_TSR) is used by the SPI master to transmit data onto the SPI serial bus to the slave device. A Write to the SPI_TSR register places data directly into the shift register for transmission. A Write to this register within an SPI device configured as a master initiates transmission of the byte of the data loaded into the register. At the completion of transmitting a byte of data, the SPIF status bit (SPI_SR[7]) is set to 1 in both the master and slave devices.

The SPI Transmit Shift Write Only register shares the same address space as the SPI Receive Buffer Read Only register. See [Table 76](#).

Table 76. SPI Transmit Shift Register(SPI_TSR = 00BCh)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write only.

Bit Position	Value	Description
[7:0]	00h–	SPI transmit data.
TX_DATA	FFh	

SPI Receive Buffer Register

The SPI Receive Buffer register (SPI_RBR) is used by the SPI slave to receive data from the serial bus. The SPIF bit must be cleared prior to a second transfer of data from the shift register or an overrun condition exists. In cases of overrun the byte that caused the overrun is lost.

The SPI Receive Buffer Read Only register shares the same address space as the SPI Transmit Shift Write Only register. See [Table 77](#).

Table 77. SPI Receive Buffer Register(SPI_RBR = 00BCh)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read Only.

Bit Position	Value	Description
[7:0] RX_DATA	00h–FFh	SPI received data.

I2C Serial I/O Interface

I²C General Characteristics

The I²C serial I/O bus is a two-wire communication interface that can operate in four modes:

1. MASTER TRANSMIT
2. MASTER RECEIVE
3. SLAVE TRANSMIT
4. SLAVE RECEIVE

The I²C interface consists of the Serial Clock (SCL) and the Serial Data (SDA). Both SDA and SCL are bidirectional lines, connected to a positive supply voltage via an external pull-up resistor. When the bus is free, both lines are High. The output stages of devices connected to the bus must be configured as open-drain outputs. Data on the I²C bus can be transferred at a rate of up to 100 kbps in STANDARD mode, or up to 400 kbps in FAST mode. One clock pulse is generated for each data bit transferred.

Clocking Overview

If another device on the I²C bus drives the clock line when the I²C is in MASTER mode, the I²C synchronizes its clock to the I²C bus clock. The High period of the clock is determined by the device that generates the shortest High clock period. The Low period of the clock is determined by the device that generates the longest Low clock period.

A slave may stretch the Low period of the clock to slow down the bus master. The Low period may also be stretched for handshaking purposes. This can be done after each bit transfer or each byte transfer. The I²C stretches the clock after each byte transfer until the IFLG bit in the I2C_CTL register is cleared.

Bus Arbitration Overview

In MASTER mode, the I²C checks that each transmitted logic 1 appears on the I²C bus as a logic 1. If another device on the bus overrules and pulls the SDA signal Low, arbitration is lost. If arbitration is lost during the transmission of a data byte or a Not-Acknowledge bit, the I²C returns to the idle state. If arbitration is lost during the transmission of an address, the I²C switches to SLAVE mode so that it can recognize its own slave address or the general call address.

Data Validity

The data on the SDA line must be stable during the High period of the clock. The High or Low state of the data line can only change when the clock signal on the SCL line is Low as displayed in Figure 32.




Figure 32. I²C Clock and Data Relationship

START and STOP Conditions

Within the I²C bus protocol, unique situations arise which are defined as START and STOP conditions. See Figure 33. A High-to-Low transition on the SDA line while SCL is High indicates a START condition. A Low-to-High transition on the SDA line while SCL is High defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free a defined time after the STOP condition.




Figure 33. START and STOP Conditions In I²C Protocol

Transferring Data

Byte Format

Every character transferred on the SDA line must be a single 8-bit byte. The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an Acknowledge (ACK)¹. Data is transferred with the most-significant bit (msb) first. See [Figure 34](#). A receiver can hold the SCL line Low to force the transmitter into a wait state. Data transfer then continues when the receiver is ready for another byte of data and releases SCL.




Figure 34. I²C Frame Structure

Acknowledge

Data transfer with an ACK function is obligatory. The ACK-related clock pulse is generated by the master. The transmitter releases the SDA line (High) during the ACK clock pulse. The receiver must pull down the SDA line during the ACK clock pulse so that it remains stable Low during the High period of this clock pulse. See [Figure 35](#) on page 144.

A receiver that is addressed is obliged to generate an ACK after each byte is received. When a slave-receiver does not acknowledge the slave address (for example, unable to receive because it's performing some real-time function), the data line must be left High by the slave. The master then generates a STOP condition to abort the transfer.

If a slave-receiver acknowledges the slave address, but cannot receive any more data bytes, the master must abort the transfer. The abort is indicated by the slave generating the Not Acknowledge (NACK) on the first byte to follow. The slave leaves the data line High and the master generates the STOP condition.

If a master-receiver is involved in a transfer, it must signal the end of data to the slave-transmitter by not generating an ACK on the final byte that is clocked out of the slave.

1. ACK is defined as a general Acknowledge bit. By contrast, the I²C Acknowledge bit is represented as AAK, bit 2 of the I²C Control Register, which identifies which ACK signal to transmit. See [Table 87](#) on page 157.

The slave-transmitter must release the data line to allow the master to generate a STOP or a repeated START condition.




Figure 35. I²C Acknowledge

Clock Synchronization

All masters generate their own clocks on the SCL line to transfer messages on the I²C bus. Data is only valid during the High period of each clock.

Clock synchronization is performed using the wired AND connection of the I²C interfaces to the SCL line, meaning that a High-to-Low transition on the SCL line causes the relevant devices to start counting from their Low period. When a device clock goes Low, it holds the SCL line in that state until the clock High state is reached. See [Figure 36](#) on page 145. The Low-to-High transition of this clock, however, may not change the state of the SCL line if another clock is still within its Low period. The SCL line is held Low by the device with the longest Low period. Devices with shorter Low periods enter a High wait-state during this time.

When all devices concerned count off their Low period, the clock line is released and goes High. There is no difference between the device clocks and the state of the SCL line, and all of the devices start counting their High periods. The first device to complete its High period again pulls the SCL line Low. In this way, a synchronized SCL clock is generated with its Low period determined by the device with the longest clock Low period, and its High period determined by the one with the shortest clock High period.




Figure 36. Clock Synchronization In I²C Protocol

Arbitration

A master may start a transfer only if the bus is free. Two or more masters may generate a START condition within the minimum hold time of the START condition which results in a defined START condition to the bus. Arbitration takes place on the SDA line, while the SCL line is at the High level, in such a way that the master which transmits a High level, while another master is transmitting a Low level switches off its data output stage because the level on the bus does not correspond to its own level.

Arbitration can continue for many bits. Its first stage is comparison of the address bits. If the masters are each trying to address the same device, arbitration continues with comparison of the data. Because address and data information about the I²C bus is used for arbitration, no information is lost during this process. A master which loses the arbitration can generate clock pulses until the end of the byte in which it loses the arbitration.

If a master also incorporates a slave function and it loses arbitration during the addressing stage, it's possible that the winning master is trying to address it. The losing master must switch over immediately to its slave-receiver mode. Figure 36 displays the arbitration procedure for two masters. Of course, more may be involved (depending on how many masters are connected to the bus). The moment there is a difference between the internal data level of the master generating DATA 1 and the actual level on the SDA line, its data output is switched off, which means that a High output level is then connected to the bus. As a result, the data transfer initiated by the winning master is not affected. Because control of the I²C bus is decided solely on the address and data sent by competing masters, there is no central master, nor any order of priority on the bus.

Special attention must be paid if, during a serial transfer, the arbitration procedure is still in progress at the moment when a repeated START condition or a STOP condition is transmitted to the I²C bus. If it is possible for such a situation to occur, the masters involved must send this repeated START condition or STOP condition at the same position in the format frame.

In other words, arbitration is not allowed between:

- A repeated START condition and a data bit
- A STOP condition and a data bit
- A repeated START condition and a STOP condition

Clock Synchronization for Handshake

The Clock synchronizing mechanism can function as a handshake, enabling receivers to cope with fast data transfers, on either a byte or bit level. The byte level allows a device to receive a byte of data at a fast rate, but allows the device more time to store the received byte or to prepare another byte for transmission. Slaves hold the SCL line Low after reception and acknowledge the byte, forcing the master into a wait state until the slave is ready for the next byte transfer in a handshake procedure.

Operating Modes

Master Transmit

In MASTER TRANSMIT mode, the I²C transmits a number of bytes to a slave receiver.

Enter MASTER TRANSMIT mode by setting the STA bit in the I2C_CTL register to 1. The I²C then tests the I²C bus and transmits a START condition when the bus is free. When a START condition is transmitted, the IFLG bit is 1 and the status code in the I2C_SR register is 08h. Before this interrupt is serviced, the I2C_DR register must be loaded with either a 7-bit slave address or the first part of a 10-bit slave address, with the lsb cleared to 0 to specify TRANSMIT mode. The IFLG bit should now be cleared to 0 to prompt the transfer to continue.

After the 7-bit slave address (or the first part of a 10-bit address) plus the Write bit are transmitted, the IFLG is set again. A number of status codes are possible in the I2C_SR register. See [Table 78](#) on page 147.

Table 78. I²C Master Transmit Status Codes

Code	I ² C State	Microcontroller Response	Next I ² C Action
18h	Addr+W transmitted, ACK received	For a 7-bit address: write byte to DATA, clear IFLG	Transmit data byte, receive ACK
		Or set STA, clear IFLG	Transmit repeated START
		Or set STP, clear IFLG	Transmit STOP
		Or set STA & STP, clear IFLG	Transmit STOP then START
		For a 10-bit address: write extended address byte to DATA, clear IFLG	Transmit extended address byte
20h	Addr+W transmitted, ACK not received	Same as code 18h	Same as code 18h
38h	Arbitration lost	Clear IFLG	Return to idle
		Or set STA, clear IFLG	Transmit START when bus is free
68h	Arbitration lost, +W received, ACK transmitted	Clear IFLG, AAK = 0	Receive data byte, transmit NACK
		Or clear IFLG, AAK = 1	Receive data byte, transmit ACK
78h	Arbitration lost, General call addr received, ACK transmitted	Same as code 68h	Same as code 68h
B0h	Arbitration lost, SLA+R received, ACK transmitted	Write byte to DATA, clear IFLG, clear AAK = 0	Transmit last byte, receive ACK
		Or write byte to DATA, clear IFLG, set AAK = 1	Transmit data byte, receive ACK

W = Write bit; that is, the lsb is cleared to 0.

If 10-bit addressing is being used, then the status code is 18h or 20h after the first part of a 10-bit address plus the Write bit are successfully transmitted.

After this interrupt is serviced and the second part of the 10-bit address is transmitted, the I2C_SR register contains one of the codes in [Table 79](#) on page 148.

Table 79. I²C 10-Bit Master Transmit Status Codes

Code	I ² C State	Microcontroller Response	Next I ² C Action
38h	Arbitration lost	Clear IFLG	Return to idle
		Or set STA, clear IFLG	Transmit START when bus free
68h	Arbitration lost, SLA+W received, ACK transmitted	Clear IFLG, clear AAK = 0	Receive data byte, transmit NACK
		Or clear IFLG, set AAK = 1	Receive data byte, transmit ACK
B0h	Arbitration lost, SLA+R received, ACK transmitted	Write byte to DATA, clear IFLG, clear AAK = 0	Transmit last byte, receive ACK
		Or write byte to DATA, clear IFLG, set AAK = 1	Transmit data byte, receive ACK
D0h	Second Address byte + W transmitted, ACK received	Write byte to DATA, clear IFLG	Transmit data byte, receive ACK
		Or set STA, clear IFLG	Transmit repeated START
		Or set STP, clear IFLG	Transmit STOP
		Or set STA & STP, clear IFLG	Transmit STOP then START
D8h	Second Address byte + W transmitted, ACK not received	Same as code D0h	Same as code D0h

If a repeated START condition is transmitted, the status code is 10h instead of 08h.

After each data byte is transmitted, the IFLG is 1 and one of the status codes listed in [Table 80](#) is in the I2C_SR register.

Table 80. I²C Master Transmit Status Codes For Data Bytes

Code	I ² C State	Microcontroller Response	Next I ² C Action
28h	Data byte transmitted, ACK received	Write byte to DATA, clear IFLG	Transmit data byte, receive ACK
		Or set STA, clear IFLG	Transmit repeated START
		Or set STP, clear IFLG	Transmit STOP
		Or set STA & STP, clear IFLG	Transmit START then STOP

Table 80. I²C Master Transmit Status Codes For Data Bytes (Continued)

Code	I ² C State	Microcontroller Response	Next I ² C Action
30h	Data byte transmitted, ACK not received	Same as code 28h	Same as code 28h
38h	Arbitration lost	Clear IFLG	Return to idle
		Or set STA, clear IFLG	Transmit START when bus free

When all bytes are transmitted, the microcontroller should write a 1 to the STP bit in the I2C_CTL register. The I²C then transmits a STOP condition, clears the STP bit and returns to the idle state.

Master Receive

In MASTER RECEIVE mode, the I²C receives a number of bytes from a slave transmitter.

After the START condition is transmitted, the IFLG bit is 1 and the status code 08h is loaded in the I2C_SR register. The I2C_DR register should be loaded with the slave address (or the first part of a 10-bit slave address), with the lsb set to 1 to signify a Read. The IFLG bit should be cleared to 0 as a prompt for the transfer to continue.

When the 7-bit slave address (or the first part of a 10-bit address) and the Read bit are transmitted, the IFLG bit is set and one of the status codes listed in [Table 81](#) is in the I2C_SR register.

Table 81. I²C Master Receive Status Codes

Code	I ² C State	Microcontroller Response	Next I ² C Action
40h	Addr + R transmitted, ACK received	For a 7-bit address, clear IFLG, AAK = 0	Receive data byte, transmit NACK
		Or clear IFLG, AAK = 1	Receive data byte, transmit ACK
		For a 10-bit address Write extended address byte to DATA, clear IFLG	Transmit extended address byte

R = Read bit; that is, the lsb is set to 1.

Table 81. I²C Master Receive Status Codes (Continued)

Code	I ² C State	Microcontroller Response	Next I ² C Action
48h	Addr + R transmitted, ACK not received	For a 7-bit address: Set STA, clear IFLG	Transmit repeated START
		Or set STP, clear IFLG	Transmit STOP
		Or set STA & STP, clear IFLG	Transmit STOP then START
		For a 10-bit address: Write extended address byte to DATA, clear IFLG	Transmit extended address byte
38h	Arbitration lost	Clear IFLG	Return to idle
		Or set STA, clear IFLG	Transmit START when bus is free
68h	Arbitration lost, SLA+W received, ACK transmitted	Clear IFLG, clear AAK = 0	Receive data byte, transmit NACK
		Or clear IFLG, set AAK = 1	Receive data byte, transmit ACK
78h	Arbitration lost, General call addr received, ACK transmitted	Same as code 68h	Same as code 68h
B0h	Arbitration lost, SLA+R received, ACK transmitted	Write byte to DATA, clear IFLG, clear AAK = 0	Transmit last byte, receive ACK
		Or write byte to DATA, clear IFLG, set AAK = 1	Transmit data byte, receive ACK

R = Read bit; that is, the lsb is set to 1.

If 10-bit addressing is being used, the slave is first addressed using the full 10-bit address plus the Write bit. The master then issues a restart followed by the first part of the 10-bit address again, but with the Read bit. The status code then becomes 40h or 48h. It is the responsibility of the slave to remember that it had been selected prior to the restart.

If a repeated START condition is received, the status code is 10h instead of 08h.

After each data byte is received, the IFLG is set and one of the status codes listed in [Table 82](#) is in the I2C_SR register.

Table 82. I²C Master Receive Status Codes For Data Bytes

Code	I ² C State	Microcontroller Response	Next I ² C Action
50h	Data byte received, ACK transmitted	Read DATA, clear IFLG, clear AAK = 0	Receive data byte, transmit NACK
		Or read DATA, clear IFLG, set AAK = 1	Receive data byte, transmit ACK
58h	Data byte received, NACK transmitted	Read DATA, set STA, clear IFLG	Transmit repeated START
		Or read DATA, set STP, clear IFLG	Transmit STOP
		Or read DATA, set STA & STP, clear IFLG	Transmit STOP then START
38h	Arbitration lost in NACK bit	Same as master transmit	Same as master transmit

When all bytes are received, a NACK should be sent, then the microcontroller should write a 1 to the STP bit in the I2C_CTL register. The I²C then transmits a STOP condition, clears the STP bit and returns to the idle state.

Slave Transmit

In SLAVE TRANSMIT mode, a number of bytes are transmitted to a master receiver.

The I²C enters SLAVE TRANSMIT mode when it receives its own slave address and a Read bit after a START condition. The I²C then transmits an acknowledge bit (if the AAK bit is set to 1) and sets the IFLG bit in the I2C_CTL register and the I2C_SR register contains the status code A8h.

► **Note:** *When I²C contains a 10-bit slave address (signified by F0h–F7h in the I2C_SAR register), it transmits an acknowledge after the first address byte is received after a restart. An interrupt is generated, IFLG is set but the status does not change. No second address byte is sent by the master. It is up to the slave to remember it had been selected prior to the restart.*

I²C goes from MASTER mode to SLAVE TRANSMIT mode when arbitration is lost during the transmission of an address, and the slave address and Read bit are received. This action is represented by the status code B0h in the I2C_SR register.

The data byte to be transmitted is loaded into the I2C_DR register and the IFLG bit cleared. After the I²C transmits the byte and receives an acknowledge, the IFLG bit is set and the I2C_SR register contains B8h. When the final byte to be transmitted is loaded into the I2C_DR register, the AAK bit is cleared when the IFLG is cleared. After the final byte

is transmitted, the IFLG is set and the I2C_SR register contains C8h and the I²C returns to the idle state. The AAK bit must be set to 1 before reentering SLAVE mode.

If no acknowledge is received after transmitting a byte, the IFLG is set and the I2C_SR register contains C0h. The I²C then returns to the idle state.

If a STOP condition is detected after an acknowledge bit, the I²C returns to the idle state.

Slave Receive

In SLAVE RECEIVE mode, a number of data bytes are received from a master transmitter.

The I²C enters SLAVE RECEIVE mode when it receives its own slave address and a Write bit (lsb = 0) after a START condition. The I²C transmits an acknowledge bit and sets the IFLG bit in the I2C_CTL register and the I2C_SR register contains the status code 60h. The I²C also enters SLAVE RECEIVE mode when it receives the general call address 00h (if the GCE bit in the I2C_SAR register is set). The status code is then 70h.

**Note:**

When the I²C contains a 10-bit slave address (signified by F0h–F7h in the I2C_SAR register), it transmits an acknowledge after the first address byte is received but no interrupt is generated. IFLG is not set and the status does not change. The I²C generates an interrupt only after the second address byte is received. The I²C sets the IFLG bit and loads the status code as described above.

I²C goes from MASTER mode to SLAVE RECEIVE mode when arbitration is lost during the transmission of an address, and the slave address and Write bit (or the general call address if the CGE bit in the I2C_SAR register is set to 1) are received. The status code in the I2C_SR register is 68h if the slave address is received or 78h if the general call address is received. The IFLG bit must be cleared to 0 to allow data transfer to continue.

If the AAK bit in the I2C_CTL register is set to 1 then an acknowledge bit (Low level on SDA) is transmitted and the IFLG bit is set after each byte is received. The I2C_SR register contains the status code 80h or 90h if SLAVE RECEIVE mode is entered with the general call address. The received data byte can be read from the I2C_DR register and the IFLG bit must be cleared to allow the transfer to continue. If a STOP condition or a repeated START condition is detected after the acknowledge bit, the IFLG bit is set and the I2C_SR register contains status code A0h.

If the AAK bit is cleared to 0 during a transfer, the I²C transmits a not-acknowledge bit (High level on SDA) after the next byte is received, and set the IFLG bit. The I2C_SR register contains the status code 88h or 98h if SLAVE RECEIVE mode is entered with the general call address. The I²C returns to the idle state when the IFLG bit is cleared to 0.

I²C Registers

Addressing

The processor interface provides access to six 8-bit registers: four Read/Write registers, one Read Only register and two Write Only registers, as listed in [Table 83](#).

Table 83. I²C Register Descriptions

Register	Description
I2C_SAR	Slave address register
I2C_XSAR	Extended slave address register
I2C_DR	Data byte register
I2C_CTL	Control register
I2C_SR	Status register (Read Only)
I2C_CCR	Clock Control register (Write Only)
I2C_SRR	Software reset register (Write Only)

Resetting the I²C Registers

Hardware Reset— When the I²C is reset by a hardware reset of the eZ80F92 device, the I2C_SAR, I2C_XSAR, I2C_DR and I2C_CTL registers are cleared to 00h; while the I2C_SR register is set to F8h.

Software Reset— Perform a software reset by writing any value to the I²C Software Reset Register (I2C_SRR). A software reset sets the I²C back to idle and the STP, STA, and IFLG bits of the I2C_CTL register to 0.

I²C Slave Address Register

The I2C_SAR register provides the 7-bit address of the I²C when in SLAVE mode and allows 10-bit addressing in conjunction with the I2C_XSAR register. I2C_SAR[7:1] = sla[6:0] is the 7-bit address of the I²C when in 7-bit SLAVE mode. When the I²C receives this address after a START condition, it enters SLAVE mode. I2C_SAR[7] corresponds to the first bit received from the I²C bus.

When the register receives an address starting with F7h to F0h (I2C_SAR[7:3] = 11110b), the I²C recognizes that a 10-bit slave addressing mode is selected. The I²C sends an ACK after receiving the I2C_SAR byte (the device does not generate an interrupt at this point). After the next byte of the address (I2C_XSAR) is received, the I²C generates an interrupt and goes into SLAVE mode. Then I2C_SAR[2:1] are used as the upper 2 bits for the 10-bit extended address. The full 10-bit address is supplied by {I2C_SAR[2:1], I2C_XSAR[7:0]}. See [Table 84](#) on page 154.

Table 84. I²C Slave Address Registers(I2C_SAR = 00C8h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
[7:1] SLA	00h– 7Fh	7-bit slave address or upper 2 bits, I2C_SAR[2:1], of address when operating in 10-bit mode.
0 GCE	0	I ² C not enabled to recognize the General Call Address.
	1	I ² C enabled to recognize the General Call Address.

I²C Extended Slave Address Register

The I2C_XSAR register is used in conjunction with the I2C_SAR register to provide 10-bit addressing of the I²C when in SLAVE mode. The I2C_SAR value forms the lower 8 bits of the 10-bit slave address. The full 10-bit address is supplied by {I2C_SAR[2:1], I2C_XSAR[7:0]}.

When the register receives an address starting with F7h to F0h (I2C_SAR[7:3] = 11110b), the I²C recognizes that a 10-bit slave addressing mode is selected. The I²C sends an ACK after receiving the I2C_XSAR byte (the device does not generate an interrupt at this point). After the next byte of the address (I2C_XSAR) is received, the I²C generates an interrupt and goes into SLAVE mode. Then I2C_SAR[2:1] are used as the upper 2 bits for the 10-bit extended address. The full 10-bit address is supplied by {I2C_SAR[2:1], I2C_XSAR[7:0]}. See [Table 85](#) on page 155.

Table 85. I²C Extended Slave Address Registers(I2C_XSAR = 00C9h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
[7:0] SLAX	00h– FFh	Least-significant 8 bits of the 10-bit extended slave address.

I²C Data Register

This register contains the data byte/slave address to be transmitted or the data byte just received. In transmit mode, the msb of the byte is transmitted first. In receive mode, the first bit received is placed in the msb of the register. After each byte is transmitted, the I2C_DR register contains the byte that is present on the bus in case a lost arbitration event occurs. See [Table 86](#).

Table 86. I²C Data Registers(I2C_DR = 00CAh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
[7:0] DATA	00h– FFh	I ² C data byte.

I²C Control Register

The I2C_CTL register is a control register that is used to control the interrupts and the master slave relationships on the I²C bus.

When the Interrupt Enable bit (IEN) is set to 1, the interrupt line goes High when the IFLG is set to 1. When IEN is cleared to 0, the interrupt line always remains Low.

When the Bus Enable bit (ENAB) is set to 0, the I²C bus inputs SCLx and SDAx are ignored and the I²C module does not respond to any address on the bus. When ENAB is

set to 1, the I²C responds to calls to its slave address and to the general call address if the GCE bit (I2C_SAR[0]) is set to 1.

When the Master Mode Start bit (STA) is set to 1, the I²C enters MASTER mode and sends a START condition on the bus when the bus is free. If the STA bit is set to 1 when the I²C module is already in MASTER mode and one or more bytes are transmitted, then a repeated START condition is sent. If the STA bit is set to 1 when the I²C block is accessed in SLAVE mode, the I²C completes the data transfer in SLAVE mode and then enters MASTER mode when the bus is released. The STA bit is automatically cleared after a START condition is set. Writing a 0 to this bit produces no effect.

If the Master Mode Stop bit (STP) is set to 1 in MASTER mode, a STOP condition is transmitted on the I²C bus. If the STP bit is set to 1 in slave mode, the I²C module operates as if a STOP condition is received, but no STOP condition is transmitted. If both STA and STP bits are set, the I²C block first transmits the STOP condition (if in MASTER mode) and then transmit the START condition. The STP bit is cleared automatically. Writing a 0 to this bit produces no effect.

The I²C Interrupt Flag (IFLG) is set to 1 automatically when any of 30 of the possible 31 I²C states is entered. The only state that does not set the IFLG bit is state F8h. If IFLG is set to 1 and the IEN bit is also set, an interrupt is generated. When IFLG is set by the I²C, the Low period of the I²C bus clock line is stretched and the data transfer is suspended. When a 0 is written to IFLG, the interrupt is cleared and the I²C clock line is released.

When the I²C Acknowledge bit (AAK) is set to 1, an Acknowledge is sent during the acknowledge clock pulse on the I²C bus if:

- Either the whole of a 7-bit slave address or the first or second byte of a 10-bit slave address is received
- The general call address is received and the General Call Enable bit in I2C_SAR is set to 1
- A data byte is received while in MASTER or SLAVE modes

When AAK is cleared to 0, a NACK is sent when a data byte is received in MASTER or SLAVE mode. If AAK is cleared to 0 in the Slave Transmitter mode, the byte in the I2C_DR register is assumed to be the final byte. After this byte is transmitted, the I²C block enter states C8h, then returns to the idle state. The I²C module does not respond to its slave address unless AAK is set. See [Table 87](#) on page 157.

Table 87. I²C Control Registers(I2C_CTL = 00CBh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R

Note: R/W = Read/Write; R = Read Only.

Bit Position	Value	Description
7 IEN	0	I ² C interrupt is disabled.
	1	I ² C interrupt is enabled.
6 ENAB	0	The I ² C bus (SCL/SDA) is disabled and all inputs are ignored.
	1	The I ² C bus (SCL/SDA) is enabled.
5 STA	0	Master mode START condition is sent.
	1	Master mode start-transmit START condition on the bus.
4 STP	0	Master mode STOP condition is sent.
	1	Master mode stop-transmit STOP condition on the bus.
3 IFLG	0	I ² C interrupt flag is not set.
	1	I ² C interrupt flag is set.
2 AAK	0	Not Acknowledge.
	1	Acknowledge.
[1:0]	00	Reserved.

I²C Status Register

The I2C_SR register is a Read Only register that contains a 5-bit status code in the five msbs: the three lsbs are always 0. The Read Only I2C_SR registers share the same I/O addresses as the Write Only I2C_CCR registers. See [Table 88](#).

Table 88. I²C Status Registers(I2C_SR = 00CCh)

Bit	7	6	5	4	3	2	1	0
Reset	1	1	1	1	1	0	0	0
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read only.

Bit Position	Value	Description
[7:3] STAT	00000– 11111	5-bit I ² C status code.
[2:0]	000	Reserved.

There are 29 possible status codes, as listed in [Table 89](#). When the I2C_SR register contains the status code F8h, no relevant status information is available, no interrupt is generated and the IFLG bit in the I2C_CTL register is not set. All other status codes correspond to a defined state of the I²C.

When each of these states is entered, the corresponding status code appears in this register and the IFLG bit in the I2C_CTL register is set. When the IFLG bit is cleared, the status code returns to F8h.

Table 89. I²C Status Codes

Code	Status
00h	Bus error
08h	START condition transmitted
10h	Repeated START condition transmitted
18h	Address and Write bit transmitted, ACK received
20h	Address and Write bit transmitted, ACK not received
28h	Data byte transmitted in MASTER mode, ACK received
30h	Data byte transmitted in MASTER mode, ACK not received
38h	Arbitration lost in address or data byte

Table 89. I²C Status Codes (Continued)

Code	Status
40h	Address and Read bit transmitted, ACK received
48h	Address and Read bit transmitted, ACK not received
50h	Data byte received in MASTER mode, ACK transmitted
58h	Data byte received in MASTER mode, NACK transmitted
60h	Slave address and Write bit received, ACK transmitted
68h	Arbitration lost in address as master, slave address and Write bit received, ACK transmitted
70h	General Call address received, ACK transmitted
78h	Arbitration lost in address as master, General Call address received, ACK transmitted
80h	Data byte received after slave address received, ACK transmitted
88h	Data byte received after slave address received, NACK transmitted
90h	Data byte received after General Call received, ACK transmitted
98h	Data byte received after General Call received, NACK transmitted
A0h	STOP or repeated START condition received in SLAVE mode
A8h	Slave address and Read bit received, ACK transmitted
B0h	Arbitration lost in address as master, slave address and Read bit received, ACK transmitted
B8h	Data byte transmitted in SLAVE mode, ACK received
C0h	Data byte transmitted in SLAVE mode, ACK not received
C8h	Last byte transmitted in SLAVE mode, ACK received
D0h	Second Address byte and Write bit transmitted, ACK received
D8h	Second Address byte and Write bit transmitted, ACK not received
F8h	No relevant status information, IFLG = 0

If an illegal condition occurs on the I²C bus, the bus error state is entered (status code 00h). To recover from this state, the STP bit in the I2C_CTL register must be set and the IFLG bit cleared. The I²C then returns to the idle state. No STOP condition is transmitted on the I²C bus.

► **Note:** *The STP and STA bits may be set to 1 at the same time to recover from the bus error. The I²C then sends a START condition.*

I²C Clock Control Register

The I2C_CCR register is a Write Only register. The seven LSBs control the frequency at which the I²C bus is sampled and the frequency of the I²C clock line (SCL) when the I²C is in MASTER mode. The Write Only I2C_CCR registers share the same I/O addresses as the Read Only I2C_SR registers. See [Table 90](#).

Table 90. I²C Clock Control Registers(I2C_CCR = 00CCh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W

Note: W = Read only.

Bit Position	Value	Description
7	0	Reserved.
[6:3] M	0000– 1111	I ² C clock divider scalar value.
[2:0] N	000– 111	I ² C clock divider exponent.

The I²C clocks are derived from the CPU system clock. The frequency of the CPU system clock is f_{SCLK} . The I²C bus is sampled by the I²C block at the frequency f_{SAMP} supplied by:

$$f_{SAMP} = \frac{f_{SCLK}}{2^N}$$

In MASTER mode, the I²C clock output frequency on SCL (f_{SCL}) is supplied by:

$$f_{SCL} = \frac{f_{SCLK}}{10 \cdot (M + 1)(2)^N}$$

The use of two separately-programmable dividers allows the MASTER mode output frequency to be set independently of the frequency at which the I²C bus is sampled. This feature is particularly useful in multimaster systems because the frequency at which the I²C bus is sampled must be at least 10 times the frequency of the fastest master on the bus to ensure that START and STOP conditions are always detected. By using two programmable clock divider stages, a high sampling frequency can be ensured while allowing the MASTER mode output to be set to a lower frequency.

Bus Clock Speed

The I²C bus is defined for bus clock speeds up to 100 kbps (400 kbps in FAST mode).

To ensure correct detection of START and STOP conditions on the bus, the I²C must sample the I²C bus at least ten times faster than the bus clock speed of the fastest master on the bus. The sampling frequency should therefore be at least 1 MHz (4 MHz in FAST mode) to guarantee correct operation with other bus masters.

The I²C sampling frequency is determined by the frequency of the CPU system clock and the value in the I2C_CCR bits 2 to 0. The bus clock speed generated by the I²C in MASTER mode is determined by the frequency of the input clock and the values in I2C_CCR[2:0] and I2C_CCR[6:3].

I²C Software Reset Register

The I2C_SRR register is a Write Only register. Writing any value to this register performs a software reset of the I²C module. See [Table 91](#).

Table 91. I²C Software Reset Register(I2C_SRR = 00CDh)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write Only.

Bit Position	Value	Description
[7:0] SRR	00h–FFh	Writing any value to this register performs a software reset of the I ² C module.

Zilog Debug Interface

Introduction

The Zilog Debug Interface (ZDI) provides a built-in debugging interface to the eZ80[®] CPU. ZDI provides basic in-circuit emulation features including:

- Examining and modifying internal registers
- Examining and modifying memory
- Starting and stopping the user program
- Setting program and data BREAK points
- Single-stepping the user program
- Executing user-supplied instructions
- Debugging the final product with the inclusion of one small connector
- Downloading code into SRAM
- C source-level debugging using Zilog Developer Studio (ZDSII)

The above features are built into the silicon. Control is provided via a two-wire interface that is connected to the USB Smart Cable Debug Interface Tool. [Figure 37](#) displays a typical setup using a target board, USB Smart Cable, and the host PC running ZDS. Visit www.zilog.com for more information about USB Smart Cable and ZDSII.




Figure 37. Typical ZDI Debug Setup

ZDI allows reading and writing of most internal registers without disturbing the state of the machine. Reads and writes to memory may occur as fast as the ZDI can download and upload data, with a maximum frequency of one-half the CPU system clock frequency. [Table 92](#) lists the recommended frequencies of the ZDI clock in relation to the system clock.

Table 92. Recommended ZDI Clock vs. System Clock Frequency

System Clock Frequency	ZDI Clock Frequency
3–10 MHz	1 MHz
8–16 MHz	2 MHz
12–24 MHz	4 MHz
20–50 MHz	8 MHz

ZDI-Supported Protocol

ZDI supports a bidirectional serial protocol. The protocol defines any device that sends data as the *transmitter* and any receiving device as the *receiver*. The device controlling the transfer is the *master* and the device being controlled is the *slave*. The master always initiates the data transfers and provides the clock for both receive and transmit operations. The ZDI block on the eZ80F92 device is considered a slave in all data transfers.

[Figure 38](#) displays the schematic for building a connector on a target board. This connector allows the user to connect directly to the USB Smart Cable debugger using a six-pin header.




Figure 38. Schematic For Building a Target Board USB Smart Cable Connector

ZDI Clock and Data Conventions

The two pins used for communication with the ZDI block are the ZDI Clock pin (ZCL) and the ZDI Data pin (ZDA). On the eZ80F92 device, the ZCL pin is shared with the TCK pin while the ZDA pin is shared with the TDI pin. The ZCL and ZDA pin functions are only available when the On-Chip Instrumentation is disabled and the ZDI is therefore enabled. For general data communication, the data value on the ZDA pin can change only when ZCL is Low (0). The only exception is the ZDI START bit, which is indicated by a High-to-Low transition (falling edge) on the ZDA pin while ZCL is High.

Data is shifted into and out of ZDI, with the msb (bit 7) of each byte being first in time, and the lsb (bit 0) *last* in time. All information is passed between the master and the slave in 8-bit (single-byte) units. Each byte is transferred with nine clock cycles: eight to shift the data, and ninth for internal operations.

ZDI START Condition

All ZDI commands are preceded by the ZDI START signal, which is a High-to-Low transition of ZDA when ZCL is High. The ZDI slave on the eZ80F92 device continually monitors the ZDA and ZCL lines for the START signal and does not respond to any command until this condition is met. The master pulls ZDA Low, with ZCL High, to indicate the beginning of a data transfer with the ZDI block. [Figure 39](#) and [Figure 40](#) on page 165 display a valid ZDI START signal prior to writing and reading data, respectively. A Low-to-High transition of ZDA while the ZCL is High yields no effect.

Data is shifted in during a Write to the ZDI block on the rising edge of ZCL, as displayed in [Figure 39](#). Data is shifted out during a Read from the ZDI block on the falling edge of ZCL as displayed in [Figure 40](#) on page 165. When an operation is completed, the master stops during the ninth cycle and holds the ZCL signal High.





Figure 39.ZDI Write Timing

**Figure 40.ZDI Read Timing**

ZDI Single-Bit Byte Separator

Following each 8-bit ZDI data transfer, a single-bit byte separator is used. To initiate a new ZDI command, the single-bit byte separator must be High (logical 1) to allow for a new ZDI START command to be sent. For all other cases, the single-bit byte separator can be either Low (logical 0) or High (logical 1). When ZDI is configured to allow the CPU to accept external bus requests, the single-bit byte separator should be Low (logical 0) during all ZDI commands. This Low value indicates that ZDI is still operating and is not ready to relinquish the Bus. The CPU does not accept the external bus requests until the single-bit byte separator is a High (logical 1). For more information about accepting bus requests in ZDI DEBUG mode, see the Bus Requests During ZDI DEBUG Mode section on page 169.

ZDI Register Addressing

Following a START signal the ZDI master must output the ZDI register address. All data transfers with the ZDI block use special ZDI registers. The ZDI control registers that reside in the ZDI register address space should not be confused with the eZ80F92 device peripheral registers that reside in the I/O address space.

Many locations in the ZDI control register address space are shared by two registers, one for Read Only access and one for Write Only access. As an example, a Read from ZDI register address 00h returns the eZ80[®] Product ID Low Byte while a Write to this same location, 00h, stores the Low byte of one of the address match values used for generating BREAK points.

The format for a ZDI address is seven bits of address, followed by one bit for Read or Write control, and completed by a single-bit byte separator. The ZDI executes a Read or Write operation depending on the state of the R/ \overline{W} bit (0 = Write, 1 = Read). If no new START command is issued at completion of the Read or Write operation, the operation

can be repeated. Repeated Read or Write operations can occur without requiring a resend of the ZDI command. To initiate a new ZDI command, a START signal must follow. Figure 41 displays the timing for address Writes to ZDI registers.




Figure 41.ZDI Address Write Timing

ZDI Write Operations

ZDI Single-Byte Write

For single-byte Write operations, the address and Write control bit are first written to the ZDI block. Following the single-bit byte separator, the data is shifted into the ZDI block on the next eight rising edges of ZCL. The master terminates activity after 8 clock cycles. Figure 42 displays the timing for ZDI single-byte Write operations.




Figure 42.ZDI Single-Byte Data Write Timing

ZDI Block Write

The Block Write operation is initiated in the same manner as the single-byte Write operation, but instead of terminating the Write operation after the first data byte is transferred, the ZDI master can continue to transmit additional bytes of data to the ZDI slave on the eZ80F92 device. After the receipt of each byte of data the ZDI register address increments by 1. If the ZDI register address reaches the end of the Write Only ZDI register address space (30h), the address stops incrementing. Figure 43 displays the timing for ZDI Block Write operations.




Figure 43.ZDI Block Data Write Timing

ZDI Read Operations

ZDI Single-Byte Read

Single-byte Read operations are initiated in the same manner as single-byte Write operations, with the exception that the R/\bar{W} bit of the ZDI register address is set to 1. Upon receipt of a slave address with the R/\bar{W} bit set to 1, the eZ80F92 device's ZDI block loads the selected data into the shifter at the beginning of the first cycle following the single-bit data separator. The msb is shifted out first. Figure 44 displays the timing for ZDI single-byte Read operations.




Figure 44.ZDI Single-Byte Data Read Timing

ZDI Block Read

A Block Read operation is initiated the same as a single-byte Read; however, the ZDI master continues to clock in the next byte from the ZDI slave as the ZDI slave continues to output data. The ZDI register address counter increments with each Read. If the ZDI register address reaches the end of the Read Only ZDI register address space (20h), the address stops incrementing. Figure 45 displays the ZDI's Block Read timing.




Figure 45.ZDI Block Data Read Timing

Operation of the eZ80F92 Device During ZDI Breakpoints

If the ZDI forces the CPU to BREAK, only the CPU suspends operation. The system clock continues to operate and drive other peripherals. Those peripherals that can operate autonomously from the CPU may continue to operate, if so enabled. For example, the Watchdog Timer and Programmable Reload Timers continue to count during a ZDI BREAK point.

When using the ZDI interface, any Write or Read operations of peripheral registers in the I/O address space produces the same effect as Read or Write operations using the CPU.

Because many register Read/Write operations exhibit secondary effects, such as clearing flags or causing operations to commence, the effects of the Read/Write operations during a ZDI BREAK must be taken into consideration.

Bus Requests During ZDI DEBUG Mode

The ZDI block on the eZ80F92 device allows an external device to take control of the address and data bus while the eZ80F92 device is in DEBUG mode. ZDI_BUSACK_EN causes ZDI to allow or prevent acknowledgement of bus requests by external peripherals. The bus acknowledge only occurs at the end of the current ZDI operation (indicated by a High during the single-bit byte separator). The default reset condition is for bus acknowledgement to be disabled. To allow bus acknowledgement, the ZDI_BUSACK_EN must be written.

When an external bus request ($\overline{\text{BUSREQ}}$ pin asserted) is detected, ZDI waits until completion of the current operation before responding. ZDI acknowledges the bus request by asserting the bus acknowledge ($\overline{\text{BUSACK}}$) signal. If the ZDI block is not currently shifting data, it acknowledges the bus request immediately. ZDI uses the single-bit byte separator of each data word to determine if it is at the end of a ZDI operation. If the bit is a logical 0, ZDI does not assert $\overline{\text{BUSACK}}$ to allow additional data Read or Write operations. If the bit is a logical 1, indicating completion of the ZDI commands, $\overline{\text{BUSACK}}$ is asserted.

Potential Hazards of Enabling Bus Requests During DEBUG Mode

There are some potential hazards that the user must be aware of when enabling external bus requests during ZDI DEBUG mode. First, when the address and data bus are used by an external source, ZDI must only access ZDI registers and internal CPU registers to prevent possible Bus contention. The bus acknowledge status is reported in the ZDI_BUS_STAT register. The $\overline{\text{BUSACK}}$ output pin also indicates the bus acknowledge state.

A second hazard is that when a bus acknowledge is granted, the ZDI is subject to any WAIT states that are assigned to the device currently accessed by the external peripheral. To prevent data errors, ZDI should avoid data transmission while another device is controlling the bus.

Finally, exiting ZDI DEBUG mode while an external peripheral controls the address and data buses, as indicated by $\overline{\text{BUSACK}}$ assertion, may produce unpredictable results.

ZDI Write Only Registers

Table 93 lists the ZDI Write Only registers. Many of the ZDI Write Only addresses are shared with ZDI Read Only registers.

Table 93. ZDI Write Only Registers

ZDI Address	ZDI Register Name	ZDI Register Function	Reset Value
00h	ZDI_ADDR0_L	Address Match 0 Low Byte	xxh
01h	ZDI_ADDR0_H	Address Match 0 High Byte	xxh
02h	ZDI_ADDR0_U	Address Match 0 Upper Byte	xxh
04h	ZDI_ADDR1_L	Address Match 1 Low Byte	xxh
05h	ZDI_ADDR1_H	Address Match 1 High Byte	xxh
06h	ZDI_ADDR1_U	Address Match 1 Upper Byte	xxh
08h	ZDI_ADDR2_L	Address Match 2 Low Byte	xxh
09h	ZDI_ADDR2_H	Address Match 2 High Byte	xxh
0Ah	ZDI_ADDR2_U	Address Match 2 Upper Byte	xxh
0Ch	ZDI_ADDR3_L	Address Match 3 Low Byte	xxh
0Dh	ZDI_ADDR3_H	Address Match 3 High Byte	xxh
0Eh	ZDI_ADDR3_U	Address Match 4 Upper Byte	xxh
10h	ZDI_BRK_CTL	BREAK Control register	00h
11h	ZDI_MASTER_CTL	Master Control register	00h
13h	ZDI_WR_DATA_L	Write Data Low Byte	xxh
14h	ZDI_WR_DATA_H	Write Data High Byte	xxh
15h	ZDI_WR_DATA_U	Write Data Upper Byte	xxh
16h	ZDI_RW_CTL	Read/Write Control register	00h
17h	ZDI_BUS_CTL	Bus Control register	00h
21h	ZDI_IS4	Instruction Store 4	xxh
22h	ZDI_IS3	Instruction Store 3	xxh
23h	ZDI_IS2	Instruction Store 2	xxh
24h	ZDI_IS1	Instruction Store 1	xxh
25h	ZDI_IS0	Instruction Store 0	xxh
30h	ZDI_WR_MEM	Write Memory register	xxh

ZDI Read Only Registers

Table 94 lists the ZDI Read Only registers. Many of the ZDI Read Only addresses are shared with ZDI Write Only registers.

Table 94. ZDI Read Only Registers

ZDI Address	ZDI Register Name	ZDI Register Function	Reset Value
00h	ZDI_ID_L	eZ80 [®] Product ID Low Byte register	07h
01h	ZDI_ID_H	eZ80 Product ID High Byte register	00h
02h	ZDI_ID_REV	eZ80 Product ID Revision register	XXh
03h	ZDI_STAT	Status register	00h
10h	ZDI_RD_L	Read Memory Address Low Byte register	XXh
11h	ZDI_RD_H	Read Memory Address High Byte register	XXh
12h	ZDI_RD_U	Read Memory Address Upper Byte register	XXh
17h	ZDI_BUS_STAT	Bus Status register	00h
20h	ZDI_RD_MEM	Read Memory Data Value	XXh

ZDI Register Definitions

ZDI Address Match Registers

The four sets of address match registers are used for setting the addresses for generating BREAK points. When the accompanying BRK_ADDRX bit is set in the ZDI BREAK Control register to enable the particular address match, the current eZ80F92 address is compared with the 3-byte address set, {ZDI_ADDRx_U, ZDI_ADDRx_H, ZDI_ADDR_x_L}. If the CPU is operating in ADL mode, the address is supplied by ADDR[23:0]. If the CPU is operating in Z80[®] mode, the address is supplied by {MBASE[7:0], ADDR[15:0]}. If a match is found, ZDI issues a BREAK to the eZ80F92 device placing the processor in ZDI mode pending further instructions from the ZDI interface block. If the address is not the first op-code fetch, the ZDI BREAK is executed at the end of the instruction in which it is executed. There are four sets of address match registers. They can be used in conjunction with each other to BREAK on branching instructions. See Table 95 on page 172.

Table 95. ZDI Address Match Registers(ZDI_ADDR0_L = 00h, ZDI_ADDR0_H = 01h, ZDI_ADDR0_U = 02h, ZDI_ADDR1_L = 04h, ZDI_ADDR1_H = 05h, ZDI_ADDR1_U = 06h, ZDI_ADDR2_L = 08h, ZDI_ADDR2_H = 09h, ZDI_ADDR2_U = 0Ah, ZDI_ADDR3_L = 0Ch, ZDI_ADDR3_H = 0Dh, and ZDI_ADDR3_U = 0Eh in the ZDI Register Write Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write Only.

Bit Position	Value	Description
[7:0] ZDI_ADDRx_L, ZDI_ADDRx_H, or ZDI_ADDRx_U	00h– FFh	The four sets of ZDI address match registers are used for setting the addresses for generating BREAK points. The 24-bit addresses are supplied by {ZDI_ADDRx_U, ZDI_ADDRx_H, ZDI_ADDRx_L, where x is 0, 1, 2, or 3.

ZDI BREAK Control Register

The ZDI BREAK Control register is used to enable BREAK points. ZDI asserts a BREAK when the CPU instruction address, ADDR[23:0], matches the value in the ZDI Address Match 3 registers, {ZDI_ADDR3_U, ZDI_ADDR3_H, ZDI_ADDR3_L}. BREAKs can only occur on an instruction boundary. If the instruction address is not the beginning of an instruction (that is, for multibyte instructions), then the BREAK occurs at the end of the current instruction. The BRK_NEXT bit is set to 1. The BRK_NEXT bit must be reset to 0 to release the BREAK. See [Table 96](#) on page 173.

Table 96. ZDI BREAK Control Register(ZDI_BRK_CTL = 10h in the ZDI Write Only Register Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write Only.

Bit Position	Value	Description
7 brk_next	0	The ZDI BREAK on the next CPU instruction is disabled. Clearing this bit releases the CPU from its current BREAK condition.
	1	The ZDI BREAK on the next CPU instruction is enabled. The CPU can use multibyte Op Codes and multibyte operands. BREAK points only occur on the first Op Code in a multibyte Op Code instruction. If the ZCL pin is High and the ZDA pin is Low at the end of RESET, this bit is set to 1 and a BREAK occurs on the first instruction following the RESET. This bit is set automatically during ZDI BREAK on address match. A BREAK can also be forced by writing a 1 to this bit.
6 brk_addr3	0	The ZDI BREAK, upon matching BREAK address 3, is disabled.
	1	The ZDI BREAK, upon matching BREAK address 3, is enabled.
5 brk_addr2	0	The ZDI BREAK, upon matching BREAK address 2, is disabled.
	1	The ZDI BREAK, upon matching BREAK address 2, is enabled.
4 brk_addr1	0	The ZDI BREAK, upon matching BREAK address 1, is disabled.
	1	The ZDI BREAK, upon matching BREAK address 1, is enabled.
3 brk_addr0	0	The ZDI BREAK, upon matching BREAK address 0, is disabled.
	1	The ZDI BREAK, upon matching BREAK address 0, is enabled.

Bit Position	Value	Description
2 ign_low_1	0	The <i>Ignore the Low Byte</i> function of the ZDI Address Match 1 registers is disabled. If BRK_ADDR1 is set to 1, ZDI initiates a BREAK when the entire 24-bit address, ADDR[23:0], matches the 3-byte value {ZDI_ADDR1_U, ZDI_ADDR1_H, ZDI_ADDR1_L}.
	1	The <i>Ignore the Low Byte</i> function of the ZDI Address Match 1 registers is enabled. If BRK_ADDR1 is set to 1, ZDI initiates a BREAK when only the upper 2 bytes of the 24-bit address, ADDR[23:8], match the 2-byte value {ZDI_ADDR1_U, ZDI_ADDR1_H}. As a result, a BREAK can occur anywhere within a 256-byte page.
1 ign_low_0	0	The <i>Ignore the Low Byte</i> function of the ZDI Address Match 1 registers is disabled. If BRK_ADDR0 is set to 1, ZDI initiates a BREAK when the entire 24-bit address, ADDR[23:0], matches the 3-byte value {ZDI_ADDR0_U, ZDI_ADDR0_H, ZDI_ADDR0_L}.
	1	The <i>Ignore the Low Byte</i> function of the ZDI Address Match 1 registers is enabled. If the BRK_ADDR1 is set to 0, ZDI initiates a BREAK when only the upper 2 bytes of the 24-bit address, ADDR[23:8], match the 2 bytes value {ZDI_ADDR0_U, ZDI_ADDR0_H}. As a result, a BREAK can occur anywhere within a 256-byte page.
0 single_step	0	ZDI SINGLE STEP mode is disabled.
	1	ZDI SINGLE STEP mode is enabled. ZDI asserts a BREAK following execution of each instruction.

ZDI Master Control Register

The ZDI Master Control register provides control of the eZ80F92 device. It is capable of forcing a RESET and waking up the eZ80F92 device from the low-power modes (HALT or SLEEP). See [Table 97](#).

Table 97. ZDI Master Control Register(ZDI_MASTER_CTL = 11h in ZDI Register Write Address Spaces)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write Only.

Bit Position	Value	Description
7	0	No action.
ZDI_RESET	1	Initiate a RESET of the CPU. This bit is automatically cleared at the end of the RESET event.
[6:0]	0000000	Reserved.

ZDI Write Data Registers

These three registers are used in the ZDI Write Only register address space to store the data that is written when a Write instruction is sent to the ZDI Read/Write Control register (ZDI_RW_CTL). The ZDI Read/Write Control register is located at ZDI address 16h immediately following the ZDI Write Data registers. As a result, the ZDI Master is allowed to write the data to {ZDI_WR_U, ZDI_WR_H, ZDI_WR_L} and the Write command in one data transfer operation. See [Table 98](#).

Table 98. ZDI Write Data Registers(ZDI_WR_U = 13h, ZDI_WR_H = 14h, and ZDI_WR_L = 15h in the ZDI Register Write Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	W	W	W	W	W	W	W	W

Note: X = Undefined; W = Write.

Bit Position	Value	Description
[7:0] ZDI_WR_L, ZDI_WR_H, or ZDI_WR_L	00h– FFh	These registers contain the data that is written during execution of a Write operation defined by the ZDI_RW_CTL register. The 24-bit data value is stored as {ZDI_WR_U, ZDI_WR_H, ZDI_WR_L}. If less than 24 bits of data are required to complete the required operation, the data is taken from the LSBs.

ZDI Read/Write Control Register

The ZDI Read/Write Control register is used in the ZDI Write Only Register address to read data from, write data to, and manipulate the CPU's registers or memory locations. When this register is written, the eZ80F92 device immediately performs the operation corresponding to the data value written as listed in [Table 99](#) on page 177. When a Read operation is executed via this register, the requested data values are placed in the ZDI Read Data registers {ZDI_RD_U, ZDI_RD_H, ZDI_RD_L}. When a Write operation is executed via this register, the Write data is taken from the ZDI Write Data registers {ZDI_WR_U, ZDI_WR_H, ZDI_WR_L}. See [Table 99](#) on page 177. Refer to the eZ80[®] CPU User Manual (UM0077) for information regarding the CPU registers.

Table 99. ZDI Read/Write Control Register Functions(ZDI_RW_CTL = 16h in the ZDI Register Write Only Address Space)

Hex Value	Command	Hex Value	Command
00	Read {MBASE, A, F} ZDI_RD_U ← MBASE ZDI_RD_H ← F ZDI_RD_L ← A	80	Write AF MBASE ← ZDI_WR_U F ← ZDI_WR_H A ← ZDI_WR_L
01	Read BC ZDI_RD_U ← BCU ZDI_RD_H ← B ZDI_RD_L ← C	81	Write BC BCU ← ZDI_WR_U B ← ZDI_WR_H C ← ZDI_WR_L
02	Read DE ZDI_RD_U ← DEU ZDI_RD_H ← D ZDI_RD_L ← E	82	Write DE DEU ← ZDI_WR_U D ← ZDI_WR_H E ← ZDI_WR_L
03	Read HL ZDI_RD_U ← HLU ZDI_RD_H ← H ZDI_RD_L ← L	83	Write HL HLU ← ZDI_WR_U H ← ZDI_WR_H L ← ZDI_WR_L
04	Read IX ZDI_RD_U ← IXU ZDI_RD_H ← IXH ZDI_RD_L ← IXL	84	Write IX IXU ← ZDI_WR_U IXH ← ZDI_WR_H IXL ← ZDI_WR_L
05	Read IY ZDI_RD_U ← IYU ZDI_RD_H ← IYH ZDI_RD_L ← IYL	85	Write IY IYU ← ZDI_WR_U IYH ← ZDI_WR_H IYL ← ZDI_WR_L
06	Read SP In ADL mode, SP = SPL In Z80 [®] mode, SP = SPS	86	Write SP In ADL mode, SP = SPL In Z80 mode, SP = SPS
07	Read PC ZDI_RD_U ← PC[23:16] ZDI_RD_H ← PC[15:8] ZDI_RD_L ← PC[7:0]	87	Write PC PC[23:16] ← ZDI_WR_U PC[15:8] ← ZDI_WR_H PC[7:0] ← ZDI_WR_L
08	Set ADL ADL ← 1	88	Reserved
09	Reset ADL ADL ← 0	89	Reserved

Table 99. ZDI Read/Write Control Register Functions(ZDI_RW_CTL = 16h in the ZDI Register Write Only Address Space (Continued))

Hex Value	Command	Hex Value	Command
0A	Exchange CPU register sets AF ← AF' BC ← BC' DE ← DE' HL ← HL'	8A	Reserved
0B	Read memory from current PC value, increment PC	8B	Write memory from current PC value, increment PC

The eZ80[®] CPU's alternate register set (A', F', B', C', D', E', HL') cannot be read directly. The ZDI programmer must execute the exchange instruction (EXX) to gain access to the alternate eZ80 CPU register set.

ZDI Bus Control Register

The ZDI Bus Control register controls bus requests during DEBUG mode. It enables or disables bus acknowledge in ZDI DEBUG mode and allows ZDI to force assertion of the $\overline{\text{BUSACK}}$ signal. This register should only be written during ZDI DEBUG mode (that is, following a BREAK). See [Table 100](#).

Table 100. ZDI Bus Control Register(ZDI_BUS_CTL = 17h in the ZDI Register Write Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write Only.

Bit Position	Value	Description
7 ZDI_BUSAK_EN	0	Bus requests by external peripherals using the $\overline{\text{BUSREQ}}$ pin are ignored. The bus acknowledge signal, $\overline{\text{BUSACK}}$, is not asserted in response to any bus requests.
	1	Bus requests by external peripherals using the $\overline{\text{BUSREQ}}$ pin are accepted. A bus acknowledge occurs at the end of the current ZDI operation. The bus acknowledge is indicated by asserting the $\overline{\text{BUSACK}}$ pin in response to a bus request.
6 ZDI_BUSAK	0	Deassert the bus acknowledge pin ($\overline{\text{BUSACK}}$) to return control of the address and data buses back to ZDI.
	1	Assert the bus acknowledge pin ($\overline{\text{BUSACK}}$) to pass control of the address and data buses to an external peripheral.
[5:0]	000000	Reserved.

Instruction Store 4:0 Registers

The ZDI Instruction Store registers are located in the ZDI Register Write Only address space. They can be written with instruction data for direct execution by the CPU. When the ZDI_IS0 register is written, the eZ80F92 device exits the ZDI BREAK state and executes a single instruction. The Op Codes and operands for the instruction come from these Instruction Store registers. The Instruction Store Register 0 is the first byte fetched, followed by Instruction Store registers 1, 2, 3, and 4, as necessary. Only the bytes the processor requires to execute the instruction must be stored in these registers. Some CPU instructions, when combined with the MEMORY mode suffixes (.SIS, .SIL, .LIS, or .LIL), require 6 bytes to operate. These 6-byte instructions cannot be executed directly using the ZDI Instruction Store registers. See [Table 101](#).

► **Note:** *The Instruction Store 0 register is located at a higher ZDI address than the other Instruction Store registers. This feature allows the use of the ZDI auto-address increment function to load and execute a multibyte instruction with a single data stream from the ZDI master. Execution of the instruction commences with writing the most recent byte to ZDI_IS0.*

Table 101. Instruction Store 4:0 Registers(ZDI_IS4 = 21h, ZDI_IS3 = 22h, ZDI_IS2 = 23h, ZDI_IS1 = 24h, and ZDI_IS0 = 25h in the ZDI Register Write Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	W	W	W	W	W	W	W	W

Note: X = Undefined; W = Write.

Bit Position	Value	Description
[7:0] ZDI_IS4, ZDI_IS3, ZDI_IS2, ZDI_IS1, or ZDI_IS0	00h– FFh	These registers contain the Op Codes and operands for immediate execution by the CPU following a Write to ZDI_IS0. The ZDI_IS0 register contains the first Op Code of the instruction. The remaining ZDI_ISx registers contain any additional Op Codes or operand dates required for execution of the required instruction.

ZDI Write Memory Register

A Write to the ZDI Write Memory register causes the eZ80F92 device to write the 8-bit data to the memory location specified by the current address in the program counter. In Z80[®] MEMORY mode, this address is {MBASE, PC[15:0]}. In ADL MEMORY mode, this address is PC[23:0]. The program counter, PC, increments after each data Write. However, the ZDI register address does not increment automatically when this register is accessed. As a result, the ZDI master is allowed to write any number of data bytes by writing to this address one time followed by any number of data bytes. See [Table 102](#).

Table 102. ZDI Write Memory Register(ZDI_WR_MEM = 30h in the ZDI Register Write Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	W	W	W	W	W	W	W	W

Note: X = Undefined; W = Write.

Bit Position	Value	Description
[7:0] ZDI_WR_MEM	00h– FFh	The 8-bit data that is transferred to the ZDI slave following a Write to this address is written to the address indicated by the current program counter. The program counter is incremented following each 8 bits of data. In Z80 MEMORY mode, ({MBASE, PC[15:0]}) ← 8 bits of transferred data. In ADL MEMORY mode, (PC[23:0]) ← 8 bits of transferred data.

eZ80[®] Product ID Low and High Byte Registers

The eZ80 Product ID Low and High Byte registers combine to provide a means for an external device to determine the particular eZ80Acclaim![®] product being addressed. See [Table 103](#) and [Table 104](#).

Table 103. eZ80 Product ID Low Byte Register(ZDI_ID_L = 00h in the ZDI Register Read Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	1	1	1
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read Only.

Bit Position	Value	Description
[7:0] ZDI_ID_L	07h	{ZDI_ID_H, ZDI_ID_L} = {00h, 07h} indicates the eZ80F92 product.

Table 104. eZ80 Product ID High Byte Register(ZDI_ID_H = 01h in the ZDI Register Read Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read Only.

Bit Position	Value	Description
[7:0] ZDI_ID_H	00h	{ZDI_ID_H, ZDI_ID_L} = {00h, 07h} indicates the eZ80F92 product.

eZ80[®] Product ID Revision Register

The eZ80 Product ID Revision register identifies the current revision of the eZ80F92 product. See [Table 105](#).

Table 105. eZ80 Product ID Revision Register(ZDI_ID_REV = 02h in the ZDI Register Read Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R	R	R	R	R	R	R	R

Note: X = Undetermined; R = Read Only.

Bit Position	Value	Description
[7:0] ZDI_ID_REV	00h– FFh	Identifies the current revision of the eZ80F92 product.

ZDI Status Register

The ZDI Status register provides current information about the eZ80F92 device. See [Table 106](#).

Table 106. ZDI Status Register(ZDI_STAT = 03h in the ZDI Register Read Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read Only.

Bit Position	Value	Description
7 ZDI_ACTIVE	0 1	The CPU is not functioning in ZDI mode. The CPU is currently functioning in ZDI mode.
6	0	Reserved.
5 HALT_SLP	0 1	The CPU is not currently in HALT or SLEEP mode. The CPU is currently in HALT or SLEEP mode.

Bit Position	Value	Description
4 ADL	0	The CPU is operating in Z80 [®] MEMORY mode. (ADL bit = 0)
	1	The CPU is operating in ADL MEMORY mode. (ADL bit = 1)
3 MADL	0	The CPU's Mixed-Memory mode (MADL) bit is reset to 0.
	1	The CPU's Mixed-Memory mode (MADL) bit is set to 1.
2 IEF1	0	The CPU's Interrupt Enable Flag 1 is reset to 0. Maskable interrupts are disabled.
	1	The CPU's Interrupt Enable Flag 1 is set to 1. Maskable interrupts are enabled.
[1:0]	00	Reserved.

ZDI Read Register Low, High, and Upper

The ZDI register Read Only address space offers Low, High, and Upper functions, which contain the value read by a Read operation from the ZDI Read/Write Control register (ZDI_RW_CTL). This data is valid only while in ZDI BREAK mode and only if the instruction is read by a request from the ZDI Read/Write Control register. See [Table 107](#).

Table 107. ZDI Read Register Low, High and Upper(ZDI_RD_L = 10h, ZDI_RD_H = 11h, and ZDI_RD_U = 12h in the ZDI Register Read Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read Only.

Bit Position	Value	Description
[7:0] ZDI_RD_L, ZDI_RD_H, or ZDI_RD_U	00h– FFh	Values read from the memory location as requested by the ZDI Read Control register during a ZDI Read operation. The 24-bit value is supplied by {ZDI_RD_U, ZDI_RD_H, ZDI_RD_L}.

ZDI Bus Status Register

The ZDI Bus Status register monitors BUSACKs during ZDI DEBUG mode. See [Table 108](#).

Table 108. ZDI Bus Control Register(ZDI_BUS_STAT = 17h in the ZDI Register Read Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read Only.

Bit Position	Value	Description
7 ZDI_BUSACK_EN	0	Bus requests by external peripherals using the BUSREQ pin are ignored. The bus acknowledge signal, BUSACK, is not asserted.
	1	Bus requests by external peripherals using the BUSREQ pin are accepted. A bus acknowledge occurs at the end of the current ZDI operation. The bus acknowledge is indicated by asserting the BUSACK pin.
6 ZDI_BUS_STAT	0	Address and data buses are not relinquished to an external peripheral. bus acknowledge is deasserted (BUSACK pin is High).
	1	Address and data buses are relinquished to an external peripheral. bus acknowledge is asserted (BUSACK pin is Low).
[5:0]	000000	Reserved.

ZDI Read Memory Register

When a Read is executed from the ZDI Read Memory register, the eZ80F92 device fetches the data from the memory address currently pointed to by the program counter, PC; the program counter is then incremented. In Z80[®] MEMORY mode, the memory address is {MBASE, PC[15:0]}. In ADL MEMORY mode, the memory address is PC[23:0]. Refer to the *eZ80[®] CPU User Manual (UM0077)* for more information regarding Z80[®] and ADL MEMORY modes. The program counter, PC, increments after each data Read. However, the ZDI register address does not increment automatically when this register is accessed. As a result, the ZDI master can read any number of data bytes out of memory through the ZDI Read Memory register. See [Table 109](#) on page 186.

Table 109. ZDI Read Memory Register(ZDI_RD_MEM = 20h in the ZDI Register Read Only Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R

Note: R = Read Only.

Bit Position	Value	Description
[7:0] ZDI_RD_MEM	00h– FFh	8-bit data read from the memory address indicated by the CPU's program counter. In Z80 [®] MEMORY mode, 8-bit data is transferred out from address {MBASE, PC[15:0]}. In ADL Memory mode, 8-bit data is transferred out from address PC[23:0].

On-Chip Instrumentation

Introduction to On-Chip Instrumentation

On-Chip Instrumentation¹ (OCI™) for the eZ80® CPU core enables powerful debugging features. The OCI provides run control, memory and register visibility, complex break-points, and trace history features.

The OCI employs all of the functions of the ZDI as described in the Zilog Debug Interface section that starts on page 162. It also adds the following debug features:

- Control via a 4-pin Joint Test Action Group (JTAG)-standard port that conforms to the IEEE Standard 1149.1 (Test Access Port and Boundary Scan Architecture)²
- Complex break point trigger functions
- Break point enhancements, such as the ability to:
 - Define two break point addresses that form a range
 - Break on masked data values
 - Start or stop trace
 - Assert a trigger output signal
- Trace history buffer
- Software break point instruction

There are four sections to the OCI:

1. JTAG interface
2. ZDI debug control
3. Trace buffer memory
4. Complex triggers

OCI Activation

OCI features clock initialization circuitry so that external debug hardware can be detected during power-up. The external debugger must drive the OCI clock pin (TCK) Low at least two system clock cycles prior to the end of the RESET to activate the OCI block. If TCK is High at the end of the RESET, the OCI block shuts down so that it does not draw power in normal product operation. When the OCI is shut down, ZDI is enabled directly and can

1. On-Chip Instrumentation and OCI are trademarks of First Silicon Solutions, Inc.
2. The eZ80F92 does not contain the boundary scan register required for 1149.1 compliance.

be accessed via the clock (TCK) and data (TDI) pins. See the Zilog Debug Interface section on page 162 for more information about ZDI.

OCI Interface

There are five dedicated pins on the eZ80F92 device for the OCI interface. Four pins—TCK, TMS, TDI, and TDO—are required for IEEE Standard 1149.1-compliant JTAG ports. The TRIGOUT pin provides additional testability features. These five OCI pins are listed in [Table 110](#).

Table 110. OCI Pins

Symbol	Name	Type	Description
TCK	Clock	Input	Asynchronous to the primary CPU system clock. The TCK period must be at least twice the system clock period. During RESET, this pin is sampled to select either OCI or ZDI DEBUG modes. If Low during RESET, the OCI is enabled. If High during RESET, the OCI is powered down and ZDI DEBUG mode is enabled. When ZDI DEBUG mode is active, this pin is the ZDI clock. On-chip pull-up ensures a default value of 1 (High).
TMS	Test Mode Select	Input	This serial test mode input controls JTAG mode selection. On-chip pull-up ensures a default value of 1 (High). The TMS signal is sampled on the rising edge of the TCK signal.
TDI	Data In	Input (OCI enabled)	Serial test data input. On-chip pull-up ensures a default value of 1 (High). This pin is input-only when the OCI is enabled. The input data is sampled on the rising edge of the TCK signal.
		I/O (OCI disabled)	When the OCI is disabled, this pin functions as the ZDA (ZDI Data) I/O pin.
TDO	Data Out	Output	The output data changes on the falling edge of the TCK signal.
TRIGOUT	Trigger Output	Output	Generates an active High trigger pulse when valid OCI trigger events occur. Output is tristate when no data is driven out.

OCI Information Requests

For additional information regarding On-Chip Instrumentation, or to order OCI debug tools, contact:

First Silicon Solutions, Inc.
5440 SW Westgate Drive, Suite 240
Portland, OR 97221
Phone: (503) 292-6730
Fax: (503) 292-5840
www.fs2.com

Random Access Memory

The eZ80F92 features 8KB (8192 bytes) single-port data Random Access Memory (RAM) for general-purpose use. The eZ80F93 features 4 KB (4096 bytes) general-purpose RAM. RAM can be enabled or disabled, and it can be relocated to the top of any 64 KB page in memory. Data is passed to and from RAM via the 8-bit data bus. On-chip RAM operates with zero WAIT states.

For the eZ80F92, RAM occupies memory addresses in the range {RAM_ADDR_U[7:0], E000h} to {RAM_ADDR_U[7:0], FFFFh}. Following a RESET, RAM is enabled with RAM_ADDR_U set to FFh. [Figure 46](#) displays a memory map of on-chip RAM. In this example, the RAM Address Upper Byte register, RAM_ADDR_U, is set to 7Ah. [Figure 46](#) is not drawn to scale, as RAM occupies only a very small fraction of the available 16 MB address space.




Figure 46. eZ80F92 On-Chip RAM Memory Addressing Example

For the eZ80F93 device, RAM occupies memory addresses in the range {RAM_ADDR_U[7:0], F000h} to {RAM_ADDR_U[7:0], F000h}. Following a RESET, RAM is enabled with RAM_ADDR_U set to FFh. [Figure 47](#) on page 191 displays a memory map of on-chip RAM. In this example, the RAM Address Upper Byte register, RAM_ADDR_U, is set to 7Ah. [Figure 46](#) is not drawn to scale, as RAM occupies only a very small fraction of the available 16 MB address space.




Figure 47. eZ80F93 On-Chip RAM Memory Addressing Example

When enabled, on-chip RAM assumes priority over on-chip Flash Memory and any Memory Chip Selects that can also be enabled in the same address space. If an address is generated in a range that is covered by both the RAM address space and a particular Memory Chip Select address space, the Memory Chip Select is not activated. On-chip RAM is not accessible by external devices during Bus Acknowledge cycles.

RAM Control Registers

RAM Control Register

The internal data RAM can be disabled by clearing the RAM_EN bit. The default, upon RESET, is for RAM to be enabled.

Table 111. RAM Control Register; (RAM_CTL=00B4h)

Bit	7	6	5	4	3	2	1	0
Reset	1	0	0	0	0	0	0	0
CPU Access	R/W	R	R	R	R	R	R	R

Note: R/W = Read/Write; R = Read Only.

Bit Position	Value	Description
7	0	On-chip general-purpose RAM is disabled
RAM_EN	1	On-chip general-purpose RAM is enabled
[6:0]	0000000	Reserved

RAM Address Upper Byte Register

The RAM_ADDR_U register defines the upper byte of the address for the on-chip RAM. If enabled, RAM addresses assume priority over all Chip Selects. The external Chip Select signals are not asserted if the corresponding RAM address is enabled.

Table 112. RAM Address Upper Byte Register; (RAM_ADDR_U=00B5h)

Bit	7	6	5	4	3	2	1	0
Reset	1	1	1	1	1	1	1	1
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
[7:0] RAM_ADDR_U	00h– FFh	This byte defines the upper byte of the RAM address. On-chip RAM is prioritized over all Memory Chip Selects. If the enabled RAM and Chip Select addresses overlap, the external Chip Select is not asserted.

Flash Memory

Flash Memory Arrangement in eZ80F92

The eZ80F92 device features 128 KB (131,072 bytes) of non-volatile Flash memory with Read/Write/Erase capability. The main Flash memory array is arranged in 128 pages with eight rows per page and 128 bytes per row. In addition to main Flash memory, there are two separately-addressable rows which comprise a 256-byte Information Page.

The 128 KB of main storage can be protected in eight 16 KB blocks. Protecting a 16 KB block prevents Write or Erase operations. [Figure 48](#) displays the Flash memory arrangement.




Figure 48.eZ80F92 Flash Memory Arrangement

Flash Memory Arrangement in the eZ80F93

The eZ80F92 features 64 KB (65,536 bytes) of non-volatile Flash memory with Read/Write/Erase capability. The main Flash memory array is arranged in 64 pages with eight rows per page and 128 bytes per row. In addition to the main Flash memory there are two separately addressable rows which comprise a 256 byte Information Page.

The 64 KB of main storage can be protected in four 16 KB blocks. Protecting a 16 KB block prevents Write or Erase operations. Figure 49 displays the Flash memory arrangement.




Figure 49. eZ80F93 Flash Memory Arrangement

Flash Memory Overview

Flash can be programmed a single byte at a time or in bursts of up to 128 bytes (full row). Write operations may be accomplished using either memory or I/O instructions. Reading Flash memory can be accomplished through internal memory access or through the ZDI and OCI interfaces. The Flash memory controller contains a frequency divider, Flash register interface, address generator, and the Flash control state machine.

Figure 50 displays a simplified block diagram of the Flash controller.




Figure 50. Flash Memory Block Diagram

Programming Flash Memory

Flash memory is programmed using standard I/O or memory Write operations which the Flash memory controller automatically translates to the detailed timing and protocol required for Flash memory. The more efficient multibyte (row) programming mode is only available through I/O Writes.



Caution: To ensure data integrity and device reliability, following two main restrictions exist when programming Flash memory:

1. The cumulative programming time subsequent to the most recent Erase cannot exceed 16 ms for any given row.
2. The same byte cannot be programmed more than twice subsequent to the most recent Erase.

Single-Byte I/O Write Operations

A single-byte I/O Write operation uses I/O registers for setting the column, page, and row address to be programmed. The FLASH_DATA register stores the data to be written. While the CPU executes an output to I/O instruction to load the data into the FLASH_DATA register, the Flash controller asserts the internal WAIT signal to stall the CPU until the Flash Write operation is complete. A single-byte Write takes between 66 μ s and 85 μ s to complete. Programming an entire row (128 bytes) using single-byte Writes

therefore takes at most 10.8 ms. This measure of time does not include the time required by the CPU to transfer data to the registers, which is a function of the instructions employed and the system clock frequency.

A sequence that performs a single-byte I/O Write is detailed below. As the Write is self-timed, the following sequence can be repeated back-to-back without any necessity for polling or interrupts:

1. Write the FLASH_PAGE, FLASH_ROW, and FLASH_COL registers with the address of the byte to be written.
2. Write the data value to the FLASH_DATA register.

Multibyte I/O Write (Row Programming)

Multibyte I/O Write operations use the same I/O registers as single-byte Writes, but use an internal address incremter for subsequent Writes. Multibyte Writes allow programming of a full row and are enabled by setting the ROW_PGM bit of the Flash Program Control Register. For multibyte Writes, the CPU sets the address registers, enables row programming, and then executes a output to I/O instruction with repeat to load the block of data into the FLASH_DATA register. For each individual byte written to the FLASH_DATA register during the block move, the Flash controller asserts the internal WAIT signal to stall the CPU until the current byte has been programmed.

During row programming, the Flash controller continuously asserts Flash's high voltage until all bytes are programmed (column address < 127). As a consequence, the row can be programmed faster than if the high voltage is toggled for each byte. The per-byte programming time during row programming is between 41 μ s and 52 μ s. As such, programming the 128 bytes of a row in this mode takes at most 6.7 ms, leaving 9.3 ms for the overhead of CPU instructions used to fetch the 128 bytes.

A sequence that performs a multibyte I/O Write is shown in the following sequence:

1. Check the FLASH_IRQ register to be sure any previous Row Program has completed.
2. Write the FLASH_PAGE, FLASH_ROW, and FLASH_COL registers with the address of the first byte to be written.
3. Set the ROW_PGM bit in the FLASH_PGCTL register to enable row programming mode.
4. Write the next data value to the FLASH_DATA register.
5. If the end of the row has not been reached, return to [Step 4](#).

During row programming, software must monitor the row time-out error bit either by enabling this interrupt or through polling. If a row time-out occurs, the Flash controller aborts the row programming operation and software must then assure that no further writes are performed to the row without it first being erased. It is suggested that row programming only be used one time per row and not in combination with single-byte

Writes to the same row without first erasing it. Otherwise, the burden is on software to ensure that the 16 ms maximum cumulative programming time between erasures is not exceeded for a row.

Memory Write

A single-byte memory Write operation uses the address bus and data bus of the eZ80F92 device for programming a single data byte to Flash. While the CPU executes a LOAD instruction, the Flash controller asserts the internal WAIT signal to stall the CPU until the Write is complete. A single-byte Write takes between 66 μ s and 85 μ s to complete. Programming an entire row using memory Writes therefore takes at most 10.8 ms. This time does not include time required by the CPU to transfer data to the registers which is a function of the instructions employed and the system clock frequency.

The memory Write function does not support multibyte row programming. As memory Writes are self-timed, they can be performed back-to-back without any necessity for polling or interrupts.

Erasing Flash Memory

Erasing bytes in Flash memory returns them to a value of FFh. Both the Mass and Page Erase operations are self-timed by the Flash controller, leaving the CPU free to execute other operations in parallel. The DONE status bit in the Flash Interrupt Control Register can be polled by software or used as an interrupt source to signal completion of an Erase operation. If the CPU attempts to access Flash while an Erase is in progress, the Flash controller forces a WAIT state until the Erase operation completes.

Mass Erase

Performing a Mass Erase operation on Flash memory erases all bits in Flash, including the Information Page. This self-timed operation takes approximately 200 ms to complete.

Page Erase

The smallest erasable unit in Flash memory is a page. Which of the main Flash memory pages or the single Information Page is to be erased is determined by the setting of the FLASH_PAGE register. This self-timed operation takes approximately 10 ms to complete.

Flash Control Registers

The Flash register interface contains all the registers used in Flash memory. The definitions as follows describe each register.

Flash Key Register

Writing the two-byte sequence B6h, 49h in immediate succession to this register unlocks the Flash Divider and Flash Write/Erase Protection registers. If these values are not written by consecutive CPU I/O writes (I/O reads and memory Read/Writes produce no effect), the Flash Divider and Flash Write/Erase Protection registers remain locked to prevent accidental overwrites of these critical Flash control register settings. Writing a value to either the Flash Frequency Divider register or the Flash Write/Erase Protection register automatically relocks both of the registers again.

Table 113. Flash Key Register; (FLASH_KEY = 00F5h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write Only.

Bit Position	Value	Description
[7:0] FLASH_KEY	B6h, 49h	Sequential Write operations of the values {B6h, 49h} to this register unlock the Flash Frequency Divider and Flash Write/Erase Protection registers.

Flash Data Register

The Flash Data register stores the data values to be programmed to Flash memory through I/O Write operations. This register is used for all I/O Write access to Flash, both individual byte Writes and multibyte row programming.

For single-byte I/O Write operations, a single-byte Write to this I/O register programs the data value into the single-byte location pointed to by the page, row, and column registers.

For multibyte I/O Write operations, the Flash controller autoincrements the column address for each byte placed into this register. A maximum of 128 bytes of data can be programmed into Flash during a multibyte I/O Write operation. The ROW_PGM bit in the Flash Program Control register must be set to 1 prior to beginning a multibyte I/O Write operation.

This register does not return data from Flash memory. If read, this register returns the most recent data value written to the register.

Table 114. Flash Data Register; (FLASH_DATA = 00F6h)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	X	X	X
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write.

Bit Position	Value	Description
[7:0] FLASH_DATA	00h– FFh	Data value to be written to Flash during an I/O Write operation.

Flash Address Upper Byte Register

The FLASH_ADDR_U register defines the upper 7 bits of the address for Flash memory. Changing the value of FLASH_ADDR_U allows the on-chip 128 KB/64 KB Flash memory to be mapped to any location within the 16 MB linear address space of the eZ80F92 device. If the on-chip Flash memory is enabled, Flash address assumes priority over any external Chip Selects. The external Chip Select signals are not asserted if the corresponding Flash address is enabled. The internal Flash memory does not hold priority over internal SRAM.

Table 115. Flash Address Upper Byte Register; (FLASH_ADDR_U=00F7h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R

Note: R/W = Read/Write; R = Read Only.

Bit Position	Value	Description
[7:1] FLASH_ADDR_U	00h– FEh	These bits define the upper byte of the Flash address. When on-chip Flash is enabled, the Flash address space begins at address {FLASH_ADDR_U, 0b, 0000h}. On-chip Flash is prioritized over all external Chip Selects.
0	0	Reserved (enforces alignment on a 128 KB boundary).

Flash Control Register

The Flash Control register enables or disables memory access to Flash. I/O access to the Flash control registers and I/O programming to Flash memory are still possible while Flash memory space access is disabled.

The minimum access time of the internal Flash is 60 ns. The Flash control register must be configured to provide the appropriate number of WAIT states based on the system clock frequency of the eZ80F92 device. Default on RESET is for 4 WAIT states to be inserted for Flash memory access.

Table 116. Flash Control Register; (FLASH_CTRL=00F8h)

Bit	7	6	5	4	3	2	1	0
Reset	1	0	0	0	1	0	0	0
CPU Access	R/W	R/W	R/W	R	R/W	R	R	R

Note: R/W = Read/Write, R = Read Only.

Bit Position	Value	Description
[7:5] FLASH_WAIT	000	0 Wait states are inserted when Flash is active.
	001	1 Wait state is inserted when Flash is active.
	010	2 Wait states are inserted when Flash is active.
	011	3 Wait states are inserted when Flash is active.
	100	4 Wait states are inserted when Flash is active.
	101	5 Wait states are inserted when Flash is active.
	110	6 Wait states are inserted when Flash is active.
	111	7 Wait states are inserted when Flash is active.
[4]	0	Reserved.
[3] FLASH_EN	0	Flash Memory Access is disabled.
	1	Flash Memory Access is enabled.
[2:0]	000	Reserved.

Flash Frequency Divider Register

The 8-bit frequency divider allows programming to Flash over a range of system clock frequencies. Flash can be programmed with system clock frequencies ranging from 154 kHz through 50 MHz. The Flash controller requires an input clock with a period that falls within the range of 5.1 μ s to 6.5 μ s. The period of the Flash controller clock is set through the Flash Frequency Divider register. Writes to this register are allowed only after it is unlocked via the FLASH_KEY register. The Frequency Divider register value required versus system clock frequency is listed in Table 117. System clock frequencies outside of the ranges shown in this table are not supported.

Table 117. Flash Frequency Divider Values

System Clock Frequency	Flash Frequency Divider Value
154–196 kHz	1
308–392 kHz	2
462–588 kHz	3
616 kHz–50 MHz	CEILING [System Clock Frequency (MHz) x 5.1 (μ s)]*

Note: *The CEILING function rounds fractional values up to the next whole number, for example, CEILING(3.01) is 4.

Table 118. Flash Frequency Divider Register; (FLASH_FDIV=00F9h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	1
CPU Access	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W

Note: R/W = Read/Write, R = Read Only. *Key sequence required to enable Writes

Bit Position	Value	Description
[7:0] FLASH_FDIV	01h– FFh	Divider value for generating the required 5.1–6.5 μ s Flash controller clock period.

Flash Write/Erase Protection Register

The Flash Write/Erase Protection register prevents accidental Write or Erase operations. The protection is limited to a resolution of eight 16 KB blocks. Setting a bit to 1 protects that 16 KB block of Flash memory from accidental writing or erasure. Default on RESET is for all Flash memory blocks to be protected.

► **Note:** *A protect bit is not available for the Information Page. Mass Erase is prevented if any of the bits in this register are set to 1.*

Writes to this register are allowed only after it is unlocked via the FLASH_KEY register. Any attempted Writes to this register while locked sets it to FFh, thereby protecting all blocks.

Table 119. Flash Write/Erase Protection Register; (FLASH_PROT=00FAh)

Bit	7	6	5	4	3	2	1	0
Reset	1	1	1	1	1	1	1	1
CPU Access	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: R/W = Read/Write if unlocked, R = Read Only if locked. *Key sequence required to unlock.

Bit Position	Value	Description
[7]* BLK7_PROT	0	Disable Write/Erase Protect on block 0x1C000 to 0x1FFFF
	1	Enable Write/Erase Protect on block 0x1C000 to 0x1FFFF
[6]* BLK6_PROT	0	Disable Write/Erase Protect on block 0x18000 to 0x1BFFF
	1	Enable Write/Erase Protect on block 0x18000 to 0x1BFFF
[5]* BLK5_PROT	0	Disable Write/Erase Protect on block 0x14000 to 0x17FFF
	1	Enable Write/Erase Protect on block 0x14000 to 0x17FFF
[4]* BLK4_PROT	0	Disable Write/Erase Protect on block 0x10000 to 0x13FFF
	1	Enable Write/Erase Protect on block 0x10000 to 0x13FFF
[3] BLK3_PROT	0	Disable Write/Erase Protect on block 0x0C000 to 0x0FFFF
	1	Enable Write/Erase Protect on block 0x0C000 to 0x0FFFF
[2] BLK2_PROT	0	Disable Write/Erase Protect on block 0x08000 to 0x0BFFF
	1	Enable Write/Erase Protect on block 0x08000 to 0x0BFFF
[1] BLK1_PROT	0	Disable Write/Erase Protect on block 0x04000 to 0x07FFF
	1	Enable Write/Erase Protect on block 0x04000 to 0x07FFF

Note: *Unused in the eZ80F93 device.

Bit Position	Value	Description
[0]	0	Disable Write/Erase Protect on block 0x00000 to 0x03FFF
BLK0_PROT	1	Enable Write/Erase Protect on block 0x00000 to 0x03FFF

Note: *Unused in the eZ80F93 device.

Flash Interrupt Control Register

There are two sources of interrupts from the Flash controller. These two sources are:

1. Page Erase, Mass Erase, or Row Program completed successfully.
2. An error condition occurred.

Either or both of the two interrupt sources can be enabled by setting the appropriate bits in the Flash Interrupt Control register.

The Flash Interrupt Control register contains four status bits to indicate the following error conditions:

- **Row Program Time-out.** This bit signals a time-out during Row Programming. If the current Row Program operation does not complete within 2,432 Flash controller clocks (12.4–15.8 ms depending on the Flash controller clock period), the Flash controller terminates the Row Program operation by clearing Bit 2 of the Flash Program Control register and setting the RP_TMO error bit to 1.
- **Write Violation.** This bit indicates an attempt to write to a protected block of Flash memory (the Write is not performed).
- **Page Erase Violation.** This bit indicates an attempt to erase a protected block of Flash memory (the requested page is not erased).
- **Mass Erase Violation.** This bit indicates an attempt to Mass Erase when there are one more protected blocks in Flash memory (the Mass Erase is not performed).

If the Error Condition Interrupt is enabled, any of the four error conditions result in an interrupt request being sent to the eZ80F92 device's Interrupt Controller. Reading the Flash Interrupt Control register clears all error condition flags and the done flag.

Table 120. Flash Interrupt Control Register; (FLASH_IRQ=00FBh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R	R	R	R	R	R

Note: R/W = Read/Write, R = Read Only. Read resets bits [5] and [3:0].

Bit Position	Value	Description
[7] DONE_IEN	0	Flash Erase/Row Program Done Interrupt is disabled
	1	Flash Erase/Row Program Done Interrupt is enabled
[6] ERR_IEN	0	Error Condition Interrupt is disabled
	1	Error Condition Interrupt is enabled
[5] DONE	0	Erase/Row Program Done Flag is not set
	1	Erase/Row Program Done Flag is set
[4]	0	Reserved
[3] WR_VIO	0	The Write Violation Error Flag is not set
	1	The Write Violation Error Flag is set
[2] RP_TMO	0	The Row Program Time-out Error Flag is not set
	1	The Row Program Time-out Error Flag is set
[1] PG_VIO	0	The Page Erase Violation Error Flag is not set
	1	The Page Erase Violation Error Flag is set
[0] MASS_VIO	0	The Mass Erase Violation Error Flag is not set
	1	The Mass Erase Violation Error Flag is set

Flash Page Select Register

The msb of this register is used to select whether all Flash access and Page Erases are directed to the 256-byte Information Page or to the main Flash memory array. When the main array is selected, the lower 7-bits (6 bits in the eZ80F93 device) are used to select one of the 128 pages for Page Erase or I/O Write operations.

To perform a Page Erase, the software must set the proper page value prior to setting the Page Erase bit in the Flash control register.

Table 121. Flash Page Select Register; (FLASH_PAGE=00FCh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write, R = Read Only.

Bit Position	Value	Description
[7]	0	Flash accesses main Flash memory.
INFO_EN	1	Flash accesses the Information Page. Page Erase and Mass Erase operations affect the Information Page only.
[6:0]*	00h–7Fh	Page address of Flash memory to be used during the Page Erase or I/O Write of the main Flash memory. When INFO_EN is set to 1, this field is ignored.

Note: *Only 6 bits are available in the eZ80F93 device.

Flash Row Select Register

The Flash Row Select register is a 3-bit value used to define one of the eight rows of Flash memory on a single page. This register is used for all I/O Write access to Flash.

Table 122. Flash Row Select Register; (FLASH_ROW=00FDh)

Bit	7	6	5	4	3	2	1	0
Reset	X	X	X	X	X	0	0	0
CPU Access	R	R	R	R	R	R/W	R/W	R/W

Note: R/W = Read/Write, R = Read Only.

Bit Position	Value	Description
[7:3]	00h	Reserved.
[2:0]	0h–7h	Row address of Flash memory to be used during an I/O Write to Flash memory. When INFO_EN is 1 in the Flash Page Select Register, values for this field are restricted to 0h–1h, which selects between the two rows in the Information Page.

Flash Column Select Register

The column select register is a 7-bit value used to define one of the 128 bytes of Flash memory on a single row. This register is used for all I/O Write access to Flash.

This register must be set to the proper column location within a row to program using a single-byte Write operation. In multibyte row programming, this register is used as the start address for the hardware incrementer.

Table 123. Flash Column Select Register; (FLASH_COL=00FEh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: R/W = Read/Write, R = Read Only.

Bit Position	Value	Description
[7]	0	Reserved
[6:0] FLASH_COL	00h– 7Fh	Column address within a row of Flash memory to be used during an I/O Write of Flash memory.

Flash Program Control Register

The Flash program control register is used to perform the functions of Mass Erase, Page Erase, and Row Program.

Mass Erase and Page Erase are self-clearing functions. Mass Erase requires approximately 200 ms to erase the full 128 KB/64 KB of main Flash and the 256 byte Information Page. Page Erase requires approximately 10 ms to erase a 1 KB page. Upon completion of either a Mass Erase or Page Erase, the value of the corresponding bit is reset to 0.

While Flash is being erased, any Read or Write access of Flash memory force the CPU into a WAIT state until the Erase operation is complete and Flash can be accessed. Reads and Writes to areas other than Flash can proceed as usual while an Erase operation is underway.

During row programming, any Reads of Flash memory force a WAIT condition until the row programming operation completes or times out.

Table 124. Flash Program Control Register; (FLASH_PGCTL=00FFh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R	R/W	R/W	R/W

Note: R/W = Read/Write, R = Read Only.

Bit Position	Value	Description
[7:3]	0000	Reserved.
[2] ROW_PGM	0	Row Program Disable or Row Program completed.
	1	Row Program Enable. This bit automatically resets to 0 when the row address reaches 128 or when the Row Program operation times out.
[1] PG_ERASE	0	Page Erase Disable (Page Erase completed).
	1	Page Erase Enable. This bit automatically resets to 0 when the Page Erase operation is complete.
[0] MASS_ERASE	0	Mass Erase Disable (Mass Erase completed).
	1	Mass Erase Enable. This bit automatically resets to 0 when the Mass Erase operation is complete.

eZ80[®] CPU Instruction Set

Table 125 on page 208 through Table 134 on page 208 indicate the eZ80 CPU instructions available for use with the eZ80F92 device. The instructions are grouped by class. More detailed information is available in the *eZ80[®] CPU User Manual (UM0077)*.

Table 125. Arithmetic Instructions

Mnemonic	Instruction
ADC	Add with Carry
ADD	Add without Carry
CP	Compare with Accumulator
DAA	Decimal Adjust Accumulator
DEC	Decrement
INC	Increment
MLT	Multiply
NEG	Negate Accumulator
SBC	Subtract with Carry
SUB	Subtract without Carry

Table 126. Bit Manipulation Instructions

Mnemonic	Instruction
BIT	Bit Test
RES	Reset Bit
SET	Set Bit

Table 127. Block Transfer and Compare Instructions

Mnemonic	Instruction
CPD (CPDR)	Compare and Decrement (with Repeat)
CPI (CPIR)	Compare and Increment (with Repeat)

Table 127. Block Transfer and Compare Instructions (Continued)

Mnemonic	Instruction
LDD (LDDR)	Load and Decrement (with Repeat)
LDI (LDIR)	Load and Increment (with Repeat)

Table 128. Exchange Instructions

Mnemonic	Instruction
EX	Exchange registers
EXX	Exchange CPU Multibyte register banks

Table 129. Input/Output Instructions

Mnemonic	Instruction
IN	Input from I/O
IN0	Input from I/O on Page 0
IND (INDR)	Input from I/O and Decrement (with Repeat)
INDRX	Input from I/O and Decrement Memory Address with Stationary I/O Address
IND2 (IND2R)	Input from I/O and Decrement (with Repeat)
INDM (INDMR)	Input from I/O and Decrement (with Repeat)
INI (INIR)	Input from I/O and Increment (with Repeat)
INIRX	Input from I/O and Increment Memory Address with Stationary I/O Address
INI2 (INI2R)	Input from I/O and Increment (with Repeat)
INIM (INIMR)	Input from I/O and Increment (with Repeat)
OTDM (OTDMR)	Output to I/O and Decrement (with Repeat)
OTDRX	Output to I/O and Decrement Memory Address with Stationary I/O Address
OTIM (OTIMR)	Output to I/O and Increment (with Repeat)
OTIRX	Output to I/O and Increment Memory Address with Stationary I/O Address
OUT	Output to I/O

Table 129. Input/Output Instructions (Continued)

Mnemonic	Instruction
OUT0	Output to I/O on Page 0
OUTD (OTDR)	Output to I/O and Decrement (with Repeat)
OUTD2 (OTD2R)	Output to I/O and Decrement (with Repeat)
OUTI (OTIR)	Output to I/O and Increment (with Repeat)
OUTI2 (OTI2R)	Output to I/O and Increment (with Repeat)
TSTIO	Test I/O

Table 130. Load Instructions

Mnemonic	Instruction
LD	Load
LEA	Load Effective Address
PEA	Push Effective Address
POP	Pop
PUSH	Push

Table 131. Logical Instructions

Mnemonic	Instruction
AND	Logical AND
CPL	Complement Accumulator
OR	Logical OR
TST	Test Accumulator
XOR	Logical Exclusive OR

Table 132. Processor Control Instructions

Mnemonic	Instruction
CCF	Complement Carry Flag
DI	Disable Interrupts

Table 132. Processor Control Instructions (Continued)

Mnemonic	Instruction
EI	Enable Interrupts
HALT	Halt
IM	Interrupt Mode
NOP	No Operation
RSMIX	Reset Mixed-Memory Mode Flag
SCF	Set Carry Flag
SLP	Sleep
STMIX	Set Mixed-Memory Mode Flag

Table 133. Program Control Instructions

Mnemonic	Instruction
CALL	Call Subroutine
CALL cc	Conditional Call Subroutine
DJNZ	Decrement and Jump if Nonzero
JP	Jump
JP cc	Conditional Jump
JR	Jump Relative
JR cc	Conditional Jump Relative
RET	Return
RET cc	Conditional Return
RETI	Return from Interrupt
RETN	Return from Nonmaskable interrupt
RST	Restart

Table 134. Rotate and Shift Instructions

Mnemonic	Instruction
RL	Rotate Left
RLA	Rotate Left–Accumulator

Table 134. Rotate and Shift Instructions (Continued)


Mnemonic	Instruction
RLC	Rotate Left Circular
RLCA	Rotate Left Circular–Accumulator
RLD	Rotate Left Decimal
RR	Rotate Right
RRA	Rotate Right–Accumulator
RRC	Rotate Right Circular
RRCA	Rotate Right Circular–Accumulator
RRD	Rotate Right Decimal
SLA	Shift Left Arithmetic
SRA	Shift Right Arithmetic
SRL	Shift Right Logical

Op-Code Map

Table 135 through Table 141 on page 219 list the hex values for each of the eZ80[®] CPU instructions.

Table 135. Op Code Map—First Op Code

Legend




		Lower Nibble (Hex)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Upper Nibble (Hex)	0	NOP	LD BC, Mmn	LD (BC),A	INC BC	INC B	DEC B	LD B,n	RLCA	EX AF,AF'	ADD HL,BC	LD A,(BC)	DEC BC	INC C	DEC C	LD C,n	RRCA
	1	DJNZ d	LD DE, Mmn	LD (DE),A	INC DE	INC D	DEC D	LD D,n	RLA	JR d	ADD HL,DE	LD A,(DE)	DEC DE	INC E	DEC E	LD E,n	RRA
	2	JR NZ,d	LD HL, Mmn	LD (Mmn), HL	INC HL	INC H	DEC H	LD H,n	DAA	JR Z,d	ADD HL,HL	LD HL, (Mmn)	DEC HL	INC L	DEC L	LD L,n	CPL
	3	JR NC,d	LD SP, Mmn	LD (Mmn), A	INC SP	INC (HL)	DEC (HL)	LD (HL),n	SCF	JR CF,d	ADD HL,SP	LD A, (Mmn)	DEC SP	INC A	DEC A	LD A,n	CCF
	4	.SIS suffix	LD B,C	LD B,D	LD B,E	LD B,H	LD B,L	LD B,(HL)	LD B,A	LD C,B	.LIS suffix	LD C,D	LD C,E	LD C,H	LD C,L	LD C,(HL)	LD C,A
	5	LD D,B	LD D,C	.SIL suffix	LD D,E	LD D,H	LD D,L	LD D,(HL)	LD D,A	LD E,B	LD E,C	LD E,D	.LIL suffix	LD E,H	LD E,L	LD E,(HL)	LD E,A
	6	LD H,B	LD H,C	LD H,D	LD H,E	LD H,H	LD H,L	LD H,(HL)	LD H,A	LD L,B	LD L,C	LD L,D	LD L,E	LD L,H	LD L,L	LD L,(HL)	LD L,A
	7	LD (HL),B	LD (HL),C	LD (HL),D	LD (HL),E	LD (HL),H	LD (HL),L	HALT	LD (HL),A	LD A,B	LD A,C	LD A,D	LD A,E	LD A,H	LD A,L	LD A,(HL)	LD A,A
	8	ADD A,B	ADD A,C	ADD A,D	ADD A,E	ADD A,H	ADD A,L	ADD A,(HL)	ADD A,A	ADC A,B	ADC A,C	ADC A,D	ADC A,E	ADC A,H	ADC A,L	ADC A,(HL)	ADC A,A
	9	SUB A,B	SUB A,C	SUB A,D	SUB A,E	SUB A,H	SUB A,L	SUB A,(HL)	SUB A,A	SBC A,B	SBC A,C	SBC A,D	SBC A,E	SBC A,H	SBC A,L	SBC A,(HL)	SBC A,A
	A	AND A,B	AND A,C	AND A,D	AND A,E	AND A,H	AND A,L	AND A,(HL)	AND A,A	XOR A,B	XOR A,C	XOR A,D	XOR A,E	XOR A,H	XOR A,L	XOR A,(HL)	XOR A,A
	B	OR A,B	OR A,C	OR A,D	OR A,E	OR A,H	OR A,L	OR A,(HL)	OR A,A	CP A,B	CP A,C	CP A,D	CP A,E	CP A,H	CP A,L	CP A,(HL)	CP A,A
	C	RET NZ	POP BC	JP NZ, Mmn	JP Mmn	CALL NZ, Mmn	PUSH BC	ADD A,n	RST 00h	RET Z	RET	JP Z, Mmn	Table 136	CALL Z, Mmn	CALL Mmn	ADC A,n	RST 08h
	D	RET NC	POP DE	JP NC, Mmn	OUT (n),A	CALL NC, Mmn	PUSH DE	SUB A,n	RST 10h	RET CF	EXX	JP CF, Mmn	IN A,(n)	CALL CF, Mmn	Table 137	SBC A,n	RST 18h
	E	RET PO	POP HL	JP PO, Mmn	EX (SP),HL	CALL PO, Mmn	PUSH HL	AND A,n	RST 20h	RET PE	JP (HL)	JP PE, Mmn	EX DE,HL	CALL PE, Mmn	Table 138	XOR A,n	RST 28h
	F	RET P	POP AF	JP P, Mmn	DI	CALL P, Mmn	PUSH AF	OR A,n	RST 30h	RET M	LD SP,HL	JP M, Mmn	EI	CALL M, Mmn	Table 139	CP A,n	RST 38h

Notes: n = 8-bit data; Mmn = 16- or 24-bit addr or data; d = 8-bit two's-complement displacement.

Table 136. Op Code Map—Second Op Code after 0CBh

Legend




		Lower Nibble (Hex)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Upper Nibble (Hex)	0	RLC B	RLC C	RLC D	RLC E	RLC H	RLC L	RLC (HL)	RLC A	RRC B	RRC C	RRC D	RRC E	RRC H	RRC L	RRC (HL)	RRC A
	1	RL B	RL C	RL D	RL E	RL H	RL L	RL (HL)	RL A	RR B	RR C	RR D	RR E	RR H	RR L	RR (HL)	RR A
	2	SLA B	SLA C	SLA D	SLA E	SLA H	SLA L	SLA (HL)	SLA A	SRA B	SRA C	SRA D	SRA E	SRA H	SRA L	SRA (HL)	SRA A
	3									SRL B	SRL C	SRL D	SRL E	SRL H	SRL L	SRL (HL)	SRL A
	4	BIT 0,B	BIT 0,C	BIT 0,D	BIT 0,E	BIT 0,H	BIT 0,L	BIT 0,(HL)	BIT 0,A	BIT 1,B	BIT 1,C	BIT 1,D	BIT 1,E	BIT 1,H	BIT 1,L	BIT 1,(HL)	BIT 1,A
	5	BIT 2,B	BIT 2,C	BIT 2,D	BIT 2,E	BIT 2,H	BIT 2,L	BIT 2,(HL)	BIT 2,A	BIT 3,B	BIT 3,C	BIT 3,D	BIT 3,E	BIT 3,H	BIT 3,L	BIT 3,(HL)	BIT 3,A
	6	BIT 4,B	BIT 4,C	BIT 4,D	BIT 4,E	BIT 4,H	BIT 4,L	BIT 4,(HL)	BIT 4,A	BIT 5,B	BIT 5,C	BIT 5,D	BIT 5,E	BIT 5,H	BIT 5,L	BIT 5,(HL)	BIT 5,A
	7	BIT 6,B	BIT 6,C	BIT 6,D	BIT 6,E	BIT 6,H	BIT 6,L	BIT 6,(HL)	BIT 6,A	BIT 7,B	BIT 7,C	BIT 7,D	BIT 7,E	BIT 7,H	BIT 7,L	BIT 7,(HL)	BIT 7,A
	8	RES 0,B	RES 0,C	RES 0,D	RES 0,E	RES 0,H	RES 0,L	RES 0,(HL)	RES 0,A	RES 1,B	RES 1,C	RES 1,D	RES 1,E	RES 1,H	RES 1,L	RES 1,(HL)	RES 1,A
	9	RES 2,B	RES 2,C	RES 2,D	RES 2,E	RES 2,H	RES 2,L	RES 2,(HL)	RES 2,A	RES 3,B	RES 3,C	RES 3,D	RES 3,E	RES 3,H	RES 3,L	RES 3,(HL)	RES 3,A
	A	RES 4,B	RES 4,C	RES 4,D	RES 4,E	RES 4,H	RES 4,L	RES 4,(HL)	RES 4,A	RES 5,B	RES 5,C	RES 5,D	RES 5,E	RES 5,H	RES 5,L	RES 5,(HL)	RES 5,A
	B	RES 6,B	RES 6,C	RES 6,D	RES 6,E	RES 6,H	RES 6,L	RES 6,(HL)	RES 6,A	RES 7,B	RES 7,C	RES 7,D	RES 7,E	RES 7,H	RES 7,L	RES 7,(HL)	RES 7,A
	C	SET 0,B	SET 0,C	SET 0,D	SET 0,E	SET 0,H	SET 0,L	SET 0,(HL)	SET 0,A	SET 1,B	SET 1,C	SET 1,D	SET 1,E	SET 1,H	SET 1,L	SET 1,(HL)	SET 1,A
	D	SET 2,B	SET 2,C	SET 2,D	SET 2,E	SET 2,H	SET 2,L	SET 2,(HL)	SET 2,A	SET 3,B	SET 3,C	SET 3,D	SET 3,E	SET 3,H	SET 3,L	SET 3,(HL)	SET 3,A
	E	SET 4,B	SET 4,C	SET 4,D	SET 4,E	SET 4,H	SET 4,L	SET 4,(HL)	SET 4,A	SET 5,B	SET 5,C	SET 5,D	SET 5,E	SET 5,H	SET 5,L	SET 5,(HL)	SET 5,A
	F	SET 6,B	SET 6,C	SET 6,D	SET 6,E	SET 6,H	SET 6,L	SET 6,(HL)	SET 6,A	SET 7,B	SET 7,C	SET 7,D	SET 7,E	SET 7,H	SET 7,L	SET 7,(HL)	SET 7,A

Notes: n = 8-bit data; Mmn = 16- or 24-bit addr or data; d = 8-bit two's-complement displacement.

Table 137. Op Code Map—Second Op Code After 0DDh


Legend



		Lower Nibble (Hex)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Upper Nibble (Hex)	0								LD BC, (IX+d)		ADD IX,BC						LD (IX+d), BC
	1								LD DE, (IX+d)		ADD IX,DE						LD (IX+d), DE
	2		LD IX, Mmn	LD (Mmn), IX	INC IX	INC IXH	DEC IXH	LD IXH,n	LD HL, (IX+d)		ADD IX,IX	LD IX, (Mmn)	DEC IX	INC IXL	DEC IXL	LD IXL,n	LD (IX+d), HL
	3		LD IY, (IX+d)			INC (IX+d)	DEC (IX+d)	LD (IX+d),n	LD IX, (IX+d)		ADD IX,SP					LD (IX+d), IY	LD (IX+d), IX
	4					LD B,IXH	LD B,IXL	LD B, (IX+d)						LD C,IXH	LD C,IXL	LD C, (IX+d)	
	5					LD D,IXH	LD D,IXL	LD D, (IX+d)						LD E,IXH	LD E,IXL	LD E, (IX+d)	
	6	LD IXH,B	LD IXH,C	LD IXH,D	LD IXH,E	LD IXH,IXH	LD IXH,IXL	LD H, (IX+d)	LD IXH,A	LD IXL,B	LD IXL,C	LD IXL,D	LD IXL,E	LD IXL,IXH	LD IXL,IXL	LD L, (IX+d)	LD IXL,A
	7	LD (IX+d),B	LD (IX+d),C	LD (IX+d),D	LD (IX+d),E	LD (IX+d),H	LD (IX+d),L		LD (IX+d),A					LD A,IXH	LD A,IXL	LD A, (IX+d)	
	8					ADD A,IXH	ADD A,IXL	ADD A, (IX+d)						ADC A,IXH	ADC A,IXL	ADC A, (IX+d)	
	9					SUB A,IXH	SUB A,IXL	SUB A, (IX+d)						SBC A,IXH	SBC A,IXL	SBC A, (IX+d)	
	A					AND A,IXH	AND A,IXL	AND A, (IX+d)						XOR A,IXH	XOR A,IXL	XOR A, (IX+d)	
	B					OR A,IXH	OR A,IXL	OR A, (IX+d)						CP A,IXH	CP A,IXL	CP A, (IX+d)	
	C																
	D																
	E		POP IX		EX (SP),IX		PUSH IX					JP (IX)					
	F											LD SP,IX					

Notes: n = 8-bit data; Mmn = 16- or 24-bit addr or data; d = 8-bit two's-complement displacement.

Table 138. Op Code Map—Second Op Code After 0EDh




		Lower Nibble (Hex)																
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
Upper Nibble (Hex)	0	IN0 B,(n)	OUT0 (n),B	LEA BC, IX+d	LEA BC, IY+d	TST A,B			LD BC, (HL)	IN0 C,(n)	OUT0 (n),C			TST A,C			LD (HL), BC	
	1	IN0 D,(n)	OUT0 (n),D	LEA DE, IX+d	LEA DE, IY+d	TST A,D			LD DE, (HL)	IN0 E,(n)	OUT0 (n),E			TST A,E			LD(HL), DE	
	2	IN0 H,(n)	OUT0 (n),H	LEA HL, IX+d	LEA HL, IY+d	TST A,H			LD HL, (HL)	IN0 L,(n)	OUT0 (n),L			TST A,L			LD (HL), HL	
	3		LD IY, (HL)	LEA IX, IX+d	LEA IY, IY+d	TST A,(HL)			LD IX, (HL)	IN0 A,(n)	OUT0 (n),A			TST A,A		LD (HL),IY	LD (HL), IX	
	4	IN B,(BC)	OUT (BC),B	SBC HL,BC	LD (Mmn), BC	NEG	RETN	IM 0	LD I,A	IN C,(C)	OUT (C),C	ADC HL,BC	LD BC, (Mmn)	MLT BC	RETI		LD R,A	
	5	IN D,(BC)	OUT (BC),D	SBC HL,DE	LD (Mmn), DE	LEA IX, IY+d	LEA IY, IX+d	IM 1	LD A,I	IN E,(C)	OUT (C),E	ADC HL,DE	LD DE, (Mmn)	MLT DE		IM 2	LD A,R	
	6	IBN H,(C)	OUT (BC),H	SBC HL,HL	LD (Mmn), HL	TST A,n	PEA IX+d	PEA IY+d	RRD	IN L,(C)	OUT (C),L	ADC HL,HL	LD HL, (Mmn)	MLT HL	LD MB,A	LD A,MB	RLD	
	7			SBC HL,SP	LD (Mmn), SP	TSTIO n		SLP		IN A,(C)	OUT (C),A	ADC HL,SP	LD SP, (Mmn)	MLT SP	STMIX	RSMIX		
	8			INIM	OTIM	INI2							INDM	OTDM	IND2			
	9			INIMR	OTIMR	INI2R							INDMR	OTDMR	IND2R			
	A	LDI	CPI	INI	OUTI	OUTI2				LDD	CPD	IND	OUTD	OUTD2				
	B	LDIR	CPIR	INIR	OTIR	OTI2R				LDDR	CPDR	INDR	OTDR	OTD2R				
	C			INIRX	OTIRX								INDRX	OTDRX				
	D																	
	E																	
	F																	

Notes: n = 8-bit data; Mmn = 16- or 24-bit addr or data; d = 8-bit two's-complement displacement.

Table 139. Op Code Map—Second Op Code After 0FDh

Legend Lower Nibble of 2nd Op Code




		Lower Nibble (Hex)																	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Upper Nibble (Hex)	0									LD BC, (IY+d)		ADD IY,BC						LD (IY+d),BC	
	1									LD DE, (IY+d)		ADD IY,DE						LD (IY+d),DE	
	2		LD IY,Mmn	LD (Mmn),IY	INC IY	INC IYH	DEC IYH	LD IYH,n	LD HL, (IY+d)			ADD IY,IY	LD IY, (Mmn)	DEC IY	INC IYL	DEC IYL	LD IYL,n	LD (IY+d),HL	
	3		LD IX, (IY+d)			INC (IY+d)	DEC (IY+d)	LD (IY+d),n	LD IY, (IY+d)			ADD IY,SP						LD (IY+d),IX	LD (IY+d),IY
	4					LD B,IYH	LD B,IYL	LD B, (IY+d)							LD C,IYH	LD C,IYL	LD C, (IY+d)		
	5					LD D,IYH	LD D,IYL	LD D, (IY+d)							LD E,IYH	LD E,IYL	LD E, (IY+d)		
	6	LD IYH,B	LD IYH,C	LD IYH,D	LD IYH,E	LD IYH,IYH	LD IYH,IYL	LD H, (IY+d)	LD IYH,A	LD IYL,B	LD IYL,C	LD IYL,D	LD IYL,E	LD IYL,IYH	LD IYL,IYL	LD L, (IY+d)	LD IYL,A		
	7	LD (IY+d),B	LD (IY+d),C	LD (IY+d),D	LD (IY+d),E	LD (IY+d),H	LD (IY+d),L		LD (IY+d),A						LD A,IYH	LD A,IYL	LD A, (IY+d)		
	8					ADD A,IYH	ADD A,IYL	ADD A, (IY+d)							ADC A,IYH	ADC A,IYL	ADC A, (IY+d)		
	9					SUB A,IYH	SUB A,IYL	SUB A, (IY+d)							SBC A,IYH	SBC A,IYL	SBC A, (IY+d)		
	A					AND A,IYH	AND A,IYL	AND A, (IY+d)							XOR A,IYH	XOR A,IYL	XOR A, (IY+d)		
	B					OR A,IYH	OR A,IYL	OR A, (IY+d)							CP A,IYH	CP A,IYL	CP A, (IY+d)		
	C																		
	D																		
	E		POP IY		EX (SP),IY		PUSH IY						JP (IY)						
	F												LD SP,IY						

Notes: n = 8-bit data; Mmn = 16- or 24-bit addr or data; d = 8-bit two's-complement displacement.

Table 141

Table 140. Op Code Map—Fourth Byte After 0DDh, 0CBh, and dd


Legend



		Lower Nibble (Hex)																	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Upper Nibble (Hex)	0							RLC (IX+d)									RRC (IX+d)		
	1							RL (IX+d)										RR (IX+d)	
	2							SLA (IX+d)										SRA (IX+d)	
	3																	SRL (IX+d)	
	4							BIT 0, (IX+d)										BIT 1, (IX+d)	
	5							BIT 2, (IX+d)										BIT 3, (IX+d)	
	6							BIT 4, (IX+d)										BIT 5, (IX+d)	
	7							BIT 6, (IX+d)										BIT 7, (IX+d)	
	8							RES 0, (IX+d)										RES 1, (IX+d)	
	9							RES 2, (IX+d)										RES 3, (IX+d)	
	A							RES 4, (IX+d)										RES 5, (IX+d)	
	B							RES 6, (IX+d)										RES 7, (IX+d)	
	C							SET 0, (IX+d)										SET 1, (IX+d)	
	D							SET 2, (IX+d)										SET 3, (IX+d)	
	E							SET 4, (IX+d)										SET 5, (IX+d)	
	F							SET 6, (IX+d)										SET 7, (IX+d)	

Notes: d = 8-bit two's-complement displacement.

Table 141. Op Code Map—Fourth Byte After 0FDh, 0CBh, and dd*



		Lower Nibble (Hex)																			
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F				
Upper Nibble (Hex)	0							RLC (Y+d)									RRC (Y+d)				
	1							RL (Y+d)										RR (Y+d)			
	2							SLA (Y+d)											SRA (Y+d)		
	3																			SRL (Y+d)	
	4								BIT 0, (Y+d)											BIT 1, (Y+d)	
	5								BIT 2, (Y+d)											BIT 3, (Y+d)	
	6								BIT 4, (Y+d)											BIT 5, (Y+d)	
	7								BIT 6, (Y+d)											BIT 7, (Y+d)	
	8								RES 0, (Y+d)											RES 1, (Y+d)	
	9								RES 2, (Y+d)											RES 3, (Y+d)	
	A								RES 4, (Y+d)											RES 5, (Y+d)	
	B								RES 6, (Y+d)											RES 7, (Y+d)	
	C								SET 0, (Y+d)											SET 1, (Y+d)	
	D								SET 2, (Y+d)											SET 3, (Y+d)	
	E								SET 4, (Y+d)											SET 5, (Y+d)	
	F								SET 6, (Y+d)											SET 7, (Y+d)	

Notes: d = 8-bit two's-complement displacement.

On-Chip Oscillators

The eZ80F92 device features two on-chip oscillators for use with an external crystal. The primary oscillator generates the system clock for the internal CPU and the majority of the on-chip peripherals. Alternatively, the X_{IN} input pin can also accept a CMOS-level clock input signal. If an external clock generator is used, the X_{OUT} pin must be left unconnected. The secondary oscillator can drive a 32 kHz crystal to generate the time-base for the Real-Time Clock.

20 MHz Primary Crystal Oscillator Operation

Figure 51 displays a recommended configuration for connection with an external 20 MHz, fundamental-mode, parallel-resonant crystal. Recommended crystal specifications are listed in Table 142 on page 220. Resistor R_1 limits total power dissipation by the crystal. Printed circuit board layout should add no more than 4 pF of stray capacitance to either the X_{IN} or X_{OUT} pins. If oscillation does not occur, reduce the values of capacitors C_1 and C_2 to decrease loading.




Figure 51. Recommended Crystal Oscillator Configuration (20 MHz operation)

Table 142. Recommended Crystal Oscillator Specifications(20MHz Operation)

Parameter	Value	Units	Comments
Frequency	20	MHz	
Resonance	Parallel		
Mode	Fundamental		
Series Resistance (R_S)	25	Ω	Maximum
Load Capacitance (C_L)	20	pF	Maximum
Shunt Capacitance (C_0)	7	pF	Maximum
Drive Level	1	m Ω	Maximum

32 kHz Real-Time Clock Crystal Oscillator Operation

Figure 52 displays a recommended configuration for connecting the Real-Time Clock oscillator with an external 32 kHz, fundamental-mode, parallel-resonant crystal. The recommended crystal specifications are listed in Table 143 on page 221. A printed circuit board layout should add no more than 4 pF of stray capacitance to either the RTC_X_{IN} or RTC_X_{OUT} pins. If oscillation does not occur, reduce the values of capacitors C₁ and C₂ to decrease loading.

An on-chip MOS resistor sets the crystal drive current limit. This configuration does not require an external bias resistor across the crystal. An on-chip MOS resistor provides the biasing.




Figure 52. Recommended Crystal Oscillator Configuration (32 kHz operation)

Table 143. Recommended Crystal Oscillator Specifications(32 kHz Operation)

Parameter	Value	Units	Comments
Frequency	32	kHz	32768 Hz
Resonance	Parallel		
Mode	Fundamental		
Series Resistance (R_S)	40	$K\Omega$	Maximum
Load Capacitance (C_L)	12.5	pF	Maximum
Shunt Capacitance (C_0)	3	pF	Maximum
Drive Level	1	$\mu\Omega$	Maximum

Electrical Characteristics

Absolute Maximum Ratings

Stresses greater than those listed in [Table 144](#) may cause permanent damage to the device. These ratings are stress ratings only. Operation of the device at any condition outside those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. For improved reliability, unused inputs must be tied to one of the supply voltages (V_{DD} or V_{SS}).

Table 144. Absolute Maximum Ratings

Parameter	Min	Max	Units	Notes
Ambient temperature under bias (°C)	-40	+105	C	1
Storage temperature (°C)	-65	+150	C	
Voltage on any pin with respect to V_{SS}	-0.3	+5.5	V	2
Voltage on V_{DD} pin with respect to V_{SS}	-0.3	+3.6	V	
Total power dissipation		520	mW	
Maximum current out of V_{SS}		145	mA	
Maximum current into V_{DD}		145	mA	
Maximum current on input and/or inactive output pin	-25	+25	μ A	
Maximum output current from active output pin	-8	+8	mA	
Flash memory writes to same single address	-	2	-	3
Flash memory data retention	100	-	Years	
Flash memory write/erase endurance	10,000		Cycles	4

Notes

1. Operating temperature is specified in DC Characteristics.
2. This voltage applies to all pins except where noted otherwise.
3. Before next erase operation.
4. Write cycles.

DC Characteristics

Table 145 lists the DC characteristics of the eZ80F92 device.

Table 145. DC Characteristics

Symbol	Parameter	$T_A = 0\text{ }^{\circ}\text{C to }70\text{ }^{\circ}\text{C}$		$T_A = 0\text{ }^{\circ}\text{C to }105\text{ }^{\circ}\text{C}$		Units	Conditions
		Min	Max	Min	Max		
V_{DD}	Supply Voltage	3.0	3.6	3.0	3.6	V	
V_{IL}	Low Level Input Voltage	-0.3	0.8	-0.3	0.8	V	
V_{IH}	High Level Input Voltage	$0.7 \times V_{DD}$	5.5	$0.7 \times V_{DD}$	5.5	V	
V_{OL}	Low Level Output Voltage		0.4		0.4	V	$V_{DD} = 3.0\text{ V};$ $I_{OL} = 1\text{ mA}$
V_{OH}	High Level Output Voltage	2.4		2.4		V	$V_{DD} = 3.0\text{ V};$ $I_{OH} = -1\text{ mA}$
I_{IL}	Input Leakage Current	-10	+10	-20	+20	μA	$V_{DD} = 3.6\text{ V};$ $V_{IN} = V_{DD}\text{ or }V_{SS}^1$
I_{TL}	Tristate Leakage Current	-10	+10	-20	+20	μA	$V_{DD} = 3.6\text{ V}$
I_{PU}	Internal Pull-Up Current	100 Typical		100 Typical		μA	$V_{DD} = 3.6\text{ V};$ 25 $^{\circ}\text{C}$
	Power Dissipation (normal operation)	33 Typical		33 Typical		mA	$F = 20\text{ MHz};$ $V_{DD} = 3.3\text{ V};$ 7 Wait States; 25 $^{\circ}\text{C}$
	Power Dissipation (HALT mode)	21 Typical		21 Typical		mA	$F = 20\text{ MHz};$ $V_{DD} = 3.3\text{ V};$ 25 $^{\circ}\text{C}$
I_{DD}	Power Dissipation (SLEEP mode)	375 Typical		375 Typical		μA	$V_{DD} = 3.3\text{ V};$ 25 $^{\circ}\text{C}$
RTC_ V_{DD}	RTC Supply Voltage	3.0	3.6	3.0	3.6	V	

Table 145. DC Characteristics (Continued)

Symbol	Parameter	T _A = 0 °C to 70 °C		T _A = 0 °C to 105 °C		Units	Conditions
		Min	Max	Min	Max		
I _{RTC}	RTC Supply Current	2.5	10 Typical	2.5	10 Typical	µA	Supply current into RTC_V _{DD} ; SLEEP mode ² .

Notes

1. This condition excludes all pins with on-chip pull-ups when driven Low.
2. RTC current increases when the eZ80F92 device is not in SLEEP mode as the RTC_V_{DD} pin supplies power to system clock buffers within the Real-Time Clock circuit.

POR and VBO Electrical Characteristics

Table 146 lists the Power-On Reset and Voltage Brownout characteristics of the eZ80F92 device.

Table 146. POR and VBO Electrical Characteristics

Symbol	Parameter	T _A = 0 °C to +105 °C			Unit	Conditions
		Min	Typ	Max		
V _{VBO}	VBO Voltage Threshold	2.40	2.55	2.85	V	V _{CC} = V _{VBO}
V _{POR}	POR Voltage Threshold	2.45	2.65	2.90	V	V _{CC} = V _{POR}
V _{HYST}	POR/VBO Hysteresis	50	100	150	mV	
T _{ANA}	POR/VBO analog RESET duration	40		100	µs	
T _{VBO_MIN}	VBO pulse reject period		10		µs	
V _{CCRAMPT}	V _{CC} ramp rate requirements to guarantee proper RESET occurs	0.1		100	V/ms	

Typical Current Consumption Under Various Operating Conditions

In the following pages, Figure 53 on page 225 displays the typical current consumption of the eZ80F92 device versus the number of WAIT states while operating 25 °C, 3.3 V, and with either a 5 MHz, 10 MHz, 15 MHz, or 20 MHz system clock. Figure 54 on page 226 displays the typical current consumption of the eZ80F92 device versus the system clock frequency while operating 25 °C, 3.3 V, and using 0, 2, or 7 WAIT states. Figure 55 on page 227 displays the typical current consumption of the eZ80F92 device versus temperature while operating at 3.3 V, 7 WAIT states, and with either a 5 MHz, 10 MHz, 15 MHz or 20 MHz system clock. Figure 56 on page 228 displays the typical current consumption

of the eZ80F92 device versus system clock frequency while operating in HALT mode. Figure 57 on page 229 displays the typical current consumption of the eZ80F92 device versus temperature while operating in SLEEP mode.




Figure 53. I_{CC} Versus WAIT States as a Function of Frequency




Figure 54. I_{CC} Versus Frequency as a Function of WAIT States




Figure 55. I_{CC} Versus Temperature as a Function of Frequency




Figure 56. I_{CC} Versus Frequency in HALT Mode




Figure 57. I_{CC} Versus Temperature in SLEEP Mode

AC Characteristics

The section provides information about the AC characteristics and timing of the eZ80F92 device. All AC timing information assumes a standard load of 50 pF on all outputs. See [Table 147](#).

Table 147. AC Characteristics

Symbol	Parameter	$T_A = 0\text{ }^\circ\text{C to }70\text{ }^\circ\text{C}$		$T_A = 0\text{ }^\circ\text{C to }105\text{ }^\circ\text{C}$		Units	Conditions
		Min	Max	Min	Max		
T_{XIN}	System Clock Cycle Time	50		50		ns	$V_{DD} = 3.0\text{--}3.6\text{ V}$
T_{XINH}	System Clock High Time	20		20		ns	$V_{DD} = 3.0\text{--}3.6\text{ V};$ $T_{CLK} = 50\text{ ns}$
T_{XINL}	System Clock Low Time	20		20		ns	$V_{DD} = 3.0\text{--}3.6\text{ V};$ $T_{CLK} = 50\text{ ns}$
T_{XINR}	System Clock Rise Time		3		3	ns	$V_{DD} = 3.0\text{--}3.6\text{ V};$ $T_{CLK} = 50\text{ ns}$
T_{XINF}	System Clock Fall Time		3		3	ns	$V_{DD} = 3.0\text{--}3.6\text{ V};$ $T_{CLK} = 50\text{ ns}$

External Memory Read Timing

Figure 58 and Table 148 on page 231 display the timing for external reads.




Figure 58. External Memory Read Timing

Table 148. External Read Timing

Parameter	Abbreviation	Delay (ns)	
		Min	Max
T ₁	Clock Rise to ADDR Valid Delay	—	13
T ₂	Clock Rise to ADDR Hold Time	2.0	—
T ₃	Input DATA Valid to Clock Rise Setup Time	1.0	—
T ₄	Clock Rise to DATA Hold Time	2.0	—
T ₅	Clock Rise to $\overline{\text{CSx}}$ Assertion Delay	2.0	19.0
T ₆	Clock Rise to $\overline{\text{CSx}}$ Deassertion Delay	2.0	18.0
T ₇	Clock Rise to $\overline{\text{MREQ}}$ Assertion Delay	2.0	16.0
T ₈	Clock Rise to $\overline{\text{MREQ}}$ Deassertion Delay	2.0	16.0
T ₉	Clock Rise to $\overline{\text{RD}}$ Assertion Delay	2.0	16.0
T ₁₀	Clock Rise to $\overline{\text{RD}}$ Deassertion Delay	2.0	16.0

External Memory Write Timing

Figure 59 and Table 149 on page 232 display the timing for external writes.




Figure 59. External Memory Write Timing

Table 149. External Write Timing

Parameter	Abbreviation	Delay (ns)	
		Min	Max
T ₁	Clock Rise to ADDR Valid Delay	—	13
T ₂	Clock Rise to ADDR Hold Time	2.0	—
T ₃	Clock Fall to Output DATA Valid Delay	—	11
T ₄	Clock Rise to DATA Hold Time	2.0	—
T ₅	Clock Rise to $\overline{\text{CSx}}$ Assertion Delay	2.0	19.0
T ₆	Clock Rise to $\overline{\text{CSx}}$ Deassertion Delay	2.0	18.0
T ₇	Clock Rise to $\overline{\text{MREQ}}$ Assertion Delay	2.0	16.0
T ₈	Clock Rise to $\overline{\text{MREQ}}$ Deassertion Delay	2.0	16.0
T ₉	Clock Fall to $\overline{\text{WR}}$ Assertion Delay	1.8	6.5
T ₁₀	Clock Rise to $\overline{\text{WR}}$ Deassertion Delay*	1.6	6.5
	$\overline{\text{WR}}$ Deassertion to ADDR Hold Time	0.25	—
	$\overline{\text{WR}}$ Deassertion to DATA Hold Time	0.25	—
	$\overline{\text{WR}}$ Deassertion to $\overline{\text{CSx}}$ Hold Time	0.25	—
	$\overline{\text{WR}}$ Deassertion to $\overline{\text{MREQ}}$ Hold Time	0.25	—

Note: *At the conclusion of a Write cycle, deassertion of $\overline{\text{WR}}$ always occurs before any change to ADDR, DATA, CSx, or MREQ.

External I/O Read Timing

Figure 60 and Table 150 display the timing for external I/O Reads. Clock rise/fall to signal transition timing is independent of the particular bus mode employed (eZ80[®], Z80[®], Intel[™], or Motorola[®]).




Figure 60. External I/O Read Timing

Table 150. External I/O Read Timing

Parameter	Abbreviation	Delay (ns)	
		Min	Max
T ₁	Clock Rise to ADDR Valid Delay	—	13
T ₂	Clock Rise to ADDR Hold Time	2.0	—
T ₃	Input DATA Valid to Clock Rise Setup Time	1.0	—
T ₄	Clock Rise to DATA Hold Time	2.0	—
T ₅	Clock Rise to CS _x Assertion Delay	2.0	19.0
T ₆	Clock Rise to CS _x Deassertion Delay	2.0	18.0
T ₇	Clock Rise to IORQ Assertion Delay	2.0	16.0
T ₈	Clock Rise to IORQ Deassertion Delay	2.0	16.0
T ₉	Clock Rise to RD Assertion Delay	2.0	16.0
T ₁₀	Clock Rise to RD Deassertion Delay	2.0	16.0

External I/O Write Timing

Figure 61 and Table 151 display the timing for external I/O writes. Clock rise/fall to signal transition timing is independent of the particular bus mode employed (eZ80[®], Z80[®], Intel[™], or Motorola[®]).




Figure 61. External I/O Write Timing

Table 151. External I/O Write Timing

Parameter	Abbreviation	Delay (ns)	
		Min	Max
T ₁	Clock Rise to ADDR Valid Delay	—	13
T ₂	Clock Rise to ADDR Hold Time	2.0	—
T ₃	Clock Fall to Output DATA Valid Delay	—	11
T ₄	Clock Rise to DATA Hold Time	2.0	—
T ₅	Clock Rise to \overline{CSx} Assertion Delay	2.0	19.0
T ₆	Clock Rise to \overline{CSx} Deassertion Delay	2.0	18.0
T ₇	Clock Rise to \overline{IORQ} Assertion Delay	2.0	16.0
T ₈	Clock Rise to \overline{IORQ} Deassertion Delay	2.0	16.0
T ₉	Clock Fall to \overline{WR} Assertion Delay	1.8	6.5

Table 151. External I/O Write Timing (Continued)

Parameter	Abbreviation	Delay (ns)	
		Min	Max
T_{10}	Clock Rise to \overline{WR} Deassertion Delay*	1.6	6.5
	\overline{WR} Deassertion to ADDR Hold Time	0.25	—
	\overline{WR} Deassertion to DATA Hold Time	0.25	—
	\overline{WR} Deassertion to \overline{CSx} Hold Time	0.25	—
	\overline{WR} Deassertion to \overline{IORQ} Hold Time	0.25	—

Note: *At the conclusion of a Write cycle, deassertion of \overline{WR} always occurs before any change to ADDR, DATA, \overline{CSx} , or \overline{IORQ} .

Wait State Timing for Read Operations

Figure 62 displays the extension of the memory access signals using a single WAIT state for a Read operation. This WAIT state is generated by setting CS_WAIT to 001h in the Chip Select Control Register.




Figure 62. Wait State Timing for Read Operations

Wait State Timing for Write Operations

Figure 63 displays the extension of the memory access signals using a single WAIT state for a Write operation. This WAIT state is generated by setting CS_WAIT to 001h in the Chip Select Control Register.




Figure 63.Wait State Timing for Write Operations

General Purpose I/O Port Input Sample Timing

Figure 64 displays timing of the GPIO input sampling. The input value on a GPIO port pin is sampled on the rising edge of the system clock. The port value is then available to the CPU on the second rising clock edge following the change of the port value.




Figure 64.Port Input Sample Timing

Table 152. GPIO Port Output Timing

Parameter	Abbreviation	Delay (ns)	
		Min	Max
T ₁	Clock Rise to Port Output Delay	2.0	15.0

External Bus Acknowledge Timing

Table 153 lists information about the bus acknowledge timing. Once the external bus master detects BUSACK asserted and drives IORQN, MREQN, A[23:0] there is an asynchronous prop delay to the CS[3:0] outputs being valid.

Table 153. Bus Acknowledge Timing

Parameter	Abbreviation	Delay (ns)	
		Min	Max
T ₁	Clock Rise to $\overline{\text{BUSACK}}$ Assertion Delay	2.0	14.0
T ₂	Clock Rise to $\overline{\text{BUSACK}}$ Deassertion Delay	2.0	14.0
T ₃	IORQN, MREQN, A[23:0] input to CS[3:0] output prop delay	—	10.0

External System Clock Driver (PHI) Timing

Table 154 lists timing information for the PHI pin. The PHI pin allows external peripherals to synchronize with the internal system clock driver on the eZ80F92 device.

Table 154. PHI System Clock Timing

Parameter	Abbreviation	Delay (ns)	
		Min	Max
T ₁	Clock (XIN) Rise to PHI Rise	—	6.0
T ₂	Clock (XIN) Fall to PHI Fall	—	6.0

Zilog Debug Interface Timing

Figure 65 and Table 155 display timing information for TCK, TDI, TDO, TMS pins.




Figure 65.ZDI Timing

Table 155. ZDI Timing Specifications

Parameter	Abbreviation	Delay (ns)	
		Min	Max
T _{TCK}	TCK Period	2 × T _{XIN}	
T ₁	TDI/TMS setup to TCK Rise	4	
T ₂	TDI/TMS hold after TCK Rise Fall	4	
T ₃	TCK Rise to TDO change	10	

Packaging

Figure 66 displays the 100-pin low-profile quad flat package (LQFP) for the eZ80F92 device.




Figure 66.100-Lead Plastic Low-Profile Quad Flat Package (LQFP)

Ordering Information

Table 156 lists a part name, a product specification index code, and a brief description of each part.

Table 156. Ordering Information;

Part Name	PSI	Description
eZ80F92	eZ80F92AZ020SC, eZ80F92AZ020SG	100-pin LQFP, 128 KB Flash memory, 8 KB SRAM, 20 MHz, Standard Temperature.
	eZ80F92AZ020EC, eZ80F92AZ020EG	100-pin LQFP, 128 KB Flash memory, 8 KB SRAM, 20 MHz, Extended Temperature.
eZ80F93	eZ80F93AZ020SC, eZ80F93AZ020SG	100-pin LQFP, 64 KB Flash memory, 4 KB SRAM, 20 MHz, Standard Temperature.
	eZ80F93AZ020EC, eZ80F93AZ020EG	100-pin LQFP, 64 KB Flash memory, 4 KB SRAM, 20 MHz, Extended Temperature.

Navigate your browser to Zilog’s website to order the [eZ80F92](#) or the [eZ80F93](#). Or, contact your local [Zilog Sales Office](#) to order these devices. Zilog provides additional assistance on its [Customer Service](#) page, and is also here to help with technical support issues.

For Zilog’s valuable [software development tools](#) and [downloadable software](#), visit www.zilog.com.

Part Number Description

Zilog part numbers consist of a number of components, as listed in the following examples:

Zilog Base Products	
eZ80 [®]	Zilog eZ80 CPU
F92	Product Number
AZ	Package
020	Speed
S or E	Temperature
C or G	Environmental Flow

Package	AZ = LQFP (also called the VQFP)
Speed	020 = 20 MHz
Standard Temperature	S = 0 °C to +70 °C
Extended Temperature	E = -40 °C to +105 °C
Environmental Flow	C = Plastic Standard; G = Lead-Free

Example. Part number eZ80F92AZ020SC is an eZ80Acclaim![®] product in an LQFP package, operating with a 20 MHz external clock frequency over a 0 °C to +70 °C temperature range and built using the Plastic Standard environmental flow.

Index

Numerics

100-pin LQFP package 4, 20
16-bit clock divisor value 110, 135
16-bit divisor count 110, 135
20 MHz Primary Crystal Oscillator Operation 219
32 KHz Real-Time Clock Crystal Oscillator Operation 220

A

AAK 143, 147, 148, 149, 151, 156
AAK bit 151, 152
Absolute Maximum Ratings 222
Absolute maximum ratings 222
AC Characteristics 229
ACK 143, 147, 148, 149, 150, 151, 153, 158, 159
Acknowledge 143
Address Bus 5, 6, 7, 8, 9
address bus 46, 50, 52, 53, 54, 55, 56, 57, 60, 63, 64, 67, 68, 90, 169, 179, 185
address bus, 24-bit 25
Addressing 153
ADL Memory mode 181, 185
ALARM 89, 103
alarm condition 89, 90, 102, 103
ALARM flag 102
Arbitration 145
Architectural Overview 1
asynchronous serial data 13, 15

B

Baud Rate Generator 109
Baud Rate Generator Functional Description 134
BCD—see binary-coded-decimal operation 88, 102, 103
Binary Operation 90, 91, 92, 93, 94, 95, 96, 97
binary operation 88
Binary-Coded-Decimal Operation 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101

binary-coded-decimal operation 88
bit generation 104
Block Diagram 2
Boundary-Scan Architecture 187
break detection 104, 113
break point trigger functions 187
BRG Control Registers 110
Bus Acknowledge 12
bus acknowledge pin 52, 179
Bus Arbitration Overview 141
Bus Enable bit 155
Bus Mode Controller 53
bus mode state 53, 54, 57, 61, 65, 71
Bus Modes 66
Bus modes 53
bus modes 70
Bus Request 11
Bus Requests During ZDI Debug Mode 169
BUSACK 12, 22, 52, 169, 179, 185, 238
BUSREQ 11, 22, 52, 169, 179, 185
Byte Format 143

C

Characteristics, electrical
 Absolute maximum ratings 222
Chip Select 0 9
Chip Select 1 9
Chip Select 2 9
Chip Select 3 9
Chip Select Registers 67
Chip Select x Bus Mode Control Register 70
Chip Select x Control Register 69
Chip Select x Lower Bound Register 67
Chip Select x Upper Bound Register 68
Chip Select/Wait State Generator block 5, 6, 7, 8, 9
Chip Selects and Wait States 48
Chip Selects During Bus Request/Bus Acknowledge Cycles 52
Clear to Send 14, 16, 122
clock divisor value, 16-bit 110, 135
clock initialization circuitry 187
Clock Peripheral Power-Down Registers 36
Clock Synchronization 144

Clocking Overview 141
Complex triggers 187
CONTINUOUS mode 76, 78, 79, 80, 81, 82, 84, 85
CPHA 132
CPHA bit 133
CPOL 132
CPOL bit 133
CPU system clock cycle 54
CS0 9, 21, 48, 49, 50, 51
CS1 9, 21, 48, 49, 50, 51
CS2 9, 21, 48, 50, 51
CS3 9, 21, 48, 50, 51
CTS 119, 122
CTS0 14, 128
CTS1 16
Customer Information 253

D

DATA bus 60
Data Bus 10
data bus 52, 53, 55, 56, 57, 64, 70, 90, 169, 179, 185
Data Carrier Detect 14, 17, 122
Data Set Ready 14, 16, 122
Data Terminal Ready 14, 16, 119
Data Transfer Procedure with SPI configured as a Slave 135
Data Transfer Procedure with SPI Configured as the Master 135
data transfer, SPI 138
Data Validity 142
DC Characteristics 223
DCD 119, 122
DCD0 14, 128
DCD1 17
DCTS 122
DDCD 122
DDSR 122
divisor count 110, 135
DSR 119, 122
DSR0 14, 128
DSR1 16
DTACK 64
DTR 119, 122

DTR0 14, 128
DTR1 16

E

edge-selectable interrupts 43
edge-triggered interrupt input 128
edge-triggered interrupt mode 41, 43
Edge-Triggered Interrupts 42
EI, Op Code Map 213
Electrical Characteristics 222
ENAB 157
Enabling and Disabling the WDT 73
ENAB—see Bus Enable bit 155
Endec 129
endec 125, 128
endec—see Infrared Encoder/Decoder 37, 124, 128
Erase operations 193, 194
Event Counter 80
External Bus Acknowledge Timing 238
external bus request 52, 165, 169
External I/O Chip Selects 25
External I/O Read Timing 233
External I/O Write Timing 234
External Memory Read Timing 230
External Memory Write Timing 231
external pull-down resistor 40
External System Clock Driver (PHI) Timing 238
eZ80 bus mode 66, 70
eZ80 CPU 11, 35, 52, 56, 57, 64, 171, 187
eZ80 CPU Core 31
eZ80 CPU Instruction Set 208
eZ80 Product ID Low and High Byte Registers 182
eZ80 Product ID Revision Register 183
eZ80 system clock cycle 53, 54, 57, 60
eZ80 Webserver-i 208
eZ80F92 3, 72, 171, 183
eZ80F92 device 1, 4, 5, 10, 25, 35, 39, 45, 46, 48, 50, 66, 76, 80, 108, 110, 153, 163, 164, 165, 167, 175, 176, 180, 181, 185, 219, 223, 224, 229, 238
eZ80F92 processor 2

F

f 22, 54, 56, 231
FAST mode 141, 161
Features 1
Features, eZ80 CPU Core 31
Flash Memory 191, 193
Flash memory 1
Flash Memory Arrangement in the eZ80F93 194
Flash Memory Overview 194
framing error 104, 106, 113
full-duplex transmission 133
Functional Description, Infrared Encoder/Decoder 124

G

General Purpose I/O Port Input Sample Timing 237
General Purpose I/O Port Output Timing 239
General-Purpose Input/Output 39
GND 2
GPIO Control Registers 43
GPIO Interrupts 42
GPIO modes 40, 41
GPIO Operation 39
GPIO Overview 39
GPIO port pins 32, 39, 44

H

HALT 175, 183, 211
HALT instruction 35
HALT Mode 36, 228
HALT mode 1, 12, 36, 223, 225
HALT, Op-Code Map 213
HALT_SLP 12
Handshake 146
handshake 104
high-frequency system clock 134

I

I/O Chip Select Operation 50
I/O Chip Selects 25

I/O space 5, 6, 7, 8, 9, 11, 48, 50
I2C Acknowledge bit 143, 156
I2C bus 141, 145, 153
I2C bus clock 141
I2C bus protocol 142
I2C Clock Control Register 160
I2C Control Register 155
I2C Data Register 155
I2C Extended Slave Address Register 154
I2C General Characteristics 141
I2C Registers 153
I2C Serial Clock 20
I2C Serial Data 20
I2C Serial I/O Interface 141
I2C Slave Address Register 153
I2C Software Reset Register 161
I2C Status Register 158
IEEE Standard 1149.1 187, 188
IEF1 46, 47, 184
IEF2 46, 47
IFLG bit 141, 146, 149, 151, 152, 156, 158, 159
IM 0, Op Code Map 216
IM 1, Op Code Map 216
IM 2, Op Code Map 216
Information Page 193, 194, 197, 202, 204, 205, 206
Infrared Encoder/Decoder 124
Infrared Encoder/Decoder Register 129
Infrared Encoder/Decoder Signal Pins 128
Input/Output Request 11
INSTRD 11, 22
Instruction Read Indicator 11
Instruction Store 4
 0 Registers 180
Intel- 53
Intel Bus Mode (Multiplexed Address and Data Bus) 60
Intel Bus Mode (Separate Address and Data Buses) 56
internal pull-up 40
internal system clock 51
Interrupt Controller 45
interrupt enable 11
Interrupt Enable bit 155
interrupt enable bit 89, 107

- Interrupt Enable Flag 184
- Interrupt Enable flags 47
- interrupt input 13, 14, 15, 16, 18, 19
- interrupt request 41, 42, 43, 45, 46, 47, 82, 203
- interrupt service routine 45, 47
- interrupt service routine, SPI 45
- interrupt vector 45, 46
- interrupt vector address 46, 47
- interrupt, highest-priority 45, 46
- interrupts, edge-selectable 43
- Introduction to On-Chip Instrumentation 187
- Introduction, Zilog Debug Interface 162
- IORQ 11, 12, 22, 51, 53, 54, 56, 57, 60
- IORQ Assertion Delay 233, 234
- IORQ Deassertion Delay 233, 234
- IORQ Hold Time 235
- IR_RxD 13, 126, 127, 128
- IR_RxD modulation signal 13, 125, 128, 129
- IR_TxD 13
- IR_TxD modulation signal 13, 125, 128, 129
- IrDA Encoder/Decoder 128
- IrDA encoder/decoder 13
- IrDA endec 37
- IrDA specifications 124
- IrDA standard 124
- IrDA standard baud rates 124
- IrDA transceiver 128
- IrDA Transmit Data 13
- IrDA—see Infrared Data Association 124
- IRQ 46
- irq_en 82, 134, 137
- irq_en bit 79
- IVECT 45, 46, 47

J

- Jitter, Infrared Encoder/Decoder 128
- JTAG interface 187
- JTAG mode selection 188
- JTAG Test Clock 12
- JTAG Test Data In 12
- JTAG Test Data Out 12
- JTAG Test Mode 12
- JTAG Test Trigger Output 12

L

- least-significant bit 105, 164
- least-significant byte 46, 84
- level-sensitive interrupt input 128
- level-sensitive interrupt modes 41
- level-sensitive interrupts 43
- Level-Triggered Interrupts 42
- Line break detection 104
- Loopback Testing, Infrared Encoder/Decoder 128
- low-byte vector 45
- Low-Power Modes 35
- LSB 160
- lsb 84
- lsb—see least-significant bit 83, 84, 146, 147, 149, 152
- LSB—see least-significant byte 46, 47, 84

M

- maskable interrupt 36
- maskable interrupt sources 45
- maskable interrupt vectors 46
- Maskable Interrupts 45
- Mass Erase 197
- Mass Erase operation 202, 203, 205, 206, 207
- Mass Erase Violation 203
- Master In, Slave Out 19, 131
- MASTER mode 132, 141, 156, 158, 159, 160, 161
- Master mode 152, 157
- master mode 151
- Master Mode Start bit 156
- Master Mode Stop bit 156
- MASTER mode, SPI 133
- Master Out, Slave In 19, 131
- Master Receive 141, 149
- Master Transmit 146
- MASTER TRANSMIT mode 141
- master_en bit 134
- Memory and I/O Chip Selects 48
- Memory Chip Select Example 49
- Memory Chip Select Operation 49
- Memory Chip Select Priority 49
- Memory Request 11
- memory space 48, 50

Memory Write 197
MISO 19, 131, 133
Mode Fault 134
mode fault 138
Mode Fault error flag 131
Mode Fault flag 134
Modem status signal 14, 16
MODF 131, 134, 138
MOSI 19, 131, 133
most-significant bit 106, 131, 143, 155, 167
most-significant byte 85
Motorola Bus Mode 63
Motorola-compatible 53
MREQ 11, 12, 22, 48, 53, 54, 56, 57, 60, 231, 232
MREQ Hold Time 232
msb 85
msb—see most significant bit 84, 85, 143, 167, 204
MSB—see most-significant byte 85
Multibyte I/O Write (Row Programming) 196
multimaster conflict 134, 138

N

NACK 143, 147, 148, 149, 150, 151, 156, 159
NMI 11, 22, 31, 36, 45, 47, 72, 73, 74
NMI_flag bit 74
nmi_out bit 74
Nonmaskable Interrupt 11, 31
nonmaskable interrupt 36, 46, 72, 73, 74
Nonmaskable interrupt, Return from 211
Nonmaskable Interrupts 47
Not Acknowledge 143

O

OCI Activation 187
OCI clock pin 187
OCI Information Requests 189
OCI Interface 188
OCI pins 188
On-Chip Instrumentation 187
On-Chip Instrumentation, Introduction to 187
On-Chip Oscillators 219
On-chip pull-up 188

Op Code maps 213
Open source I/O 40
Open-drain I/O 40
open-drain mode 40
Open-drain output 40
open-drain output 141
open-source mode 40
Open-source output 40
open-source output 13, 14, 15, 16, 18, 19
Operating Modes 146
Operation of the eZ80F92 Device During ZDI
Breakpoints 168
Ordering Information 241
overrun error 104, 106, 113, 121
Overview, Low-Power Modes 35

P

Packaging 240
Page Erase 197
Page Erase operation 203, 204, 206, 207
Page Erase operations 197
Page Erase Violation 203
Part Number Description 241
PB1 80
PHI 20, 24
Pin Characteristics 20
Pin Description 4
POP, Op Code Map 213, 215, 217
POR 32
POR and VBO Electrical Characteristics 224
POR Voltage Threshold 224
POR voltage threshold 32, 33
Port x Alternate Register 1 44
Port x Alternate Register 2 44
Port x Data Direction Registers 44
Port x Data Registers 43
Power connections 2
Power-On Reset 32, 224
Program Counter 35, 36, 46, 47
Programmable Reload Timer Operation 77
Programmable Reload Timer Registers 81
Programmable Reload Timers 76
Programmable Reload Timers Overview 76

Programming Flash Memory 195
pull-up resistor, external 40, 141
PUSH, Op Code Map 213, 215, 217

R

RAM 190
RAM Address Upper Byte Register 192
RAM Control Register 192
Random Access Memory 190
RD 11, 22, 48, 51, 53, 56, 57, 60
RD Assertion Delay 231, 233
RD Deassertion Delay 231, 233
Reading the Current Count Value 79
Real-Time Clock 32, 35, 88, 219, 220
Real-Time Clock Alarm 89
Real-Time Clock alarm 35
Real-Time Clock Alarm Control Register 102
Real-Time Clock Alarm Day-of-the-Week Register 101
Real-Time Clock Alarm Hours Register 100
Real-Time Clock Alarm Minutes Register 99
Real-Time Clock Alarm Seconds Register 98
Real-Time Clock Battery Backup 89
Real-Time Clock Century Register 97
Real-Time Clock circuit 224
Real-Time Clock Control Register 102
Real-Time Clock Crystal Input 12
Real-Time Clock Crystal Output 12
Real-Time Clock Day-of-the-Month Register 94
Real-Time Clock Day-of-the-Week Register 93
Real-Time Clock Hours Register 92
Real-Time Clock Minutes Register 91
Real-Time Clock Month Register 95
Real-Time Clock Oscillator and Source Selection 89
Real-Time Clock Overview 88
Real-Time Clock Power Supply 12
Real-Time Clock Recommended Operation 89
Real-Time Clock Registers 90
Real-Time Clock Seconds Register 90
Real-Time Clock source 72, 74, 76, 80, 86, 87
Real-Time Clock Year Register 96
Receive, Infrared Encoder/Decoder 125

Recommended Usage of the Baud Rate Generator 110
Register Map 25
Request to Send 13, 16, 119
RESET 11, 22, 32, 33, 35, 36, 40, 48, 72, 73, 74, 89, 90, 102, 109, 110, 111, 129, 135, 173, 175, 187, 188, 190, 192, 200, 202, 224
Reset 32
Reset controller 32, 33
RESET event 39
RESET mode timer 32
Reset Operation 32
RESET Or NMI Generation 73
Reset States 49
Resetting the I2C Registers 153
RI 106, 119, 122
RI0 15, 128
RI1 17, 41
Ring Indicator 15, 17, 122
Row Program Time-out 203
rst_flag bit 73
RTC 12, 29, 30, 76, 88
RTC alarm condition 102
RTC alarm registers 90
RTC clock source 103
RTC count 89, 102
RTC count registers 90
RTC Supply Current 224
RTC Supply Voltage 223
RTC_UNLOCK 103
RTC_UNLOCK bit 89, 90, 102
RTC_VDD 12, 22
RTC_XIN 12, 22
RTC_XOUT 12, 22
RTS 119, 122, 128
RTS0 13
RTS1 16
RxD0 13
RxD1 15

S

Schmitt Trigger 11
Schmitt Trigger Input 20

SCK 18, 131, 132
 SCK Idle State 133
 SCK pin 133, 137
 SCK Receive Edge 133
 SCK signal 133
 SCK Transmit Edge 133
 SCL 20, 24, 141, 142, 143, 160
 SCL line 144, 145, 146
 SCLK 32
 SDA 20, 23, 141, 142, 143, 145, 152
 serial bus, SPI 139
 Serial Clock 132, 141
 Serial Clock, I2C 20
 Serial Clock, SPI 18, 131
 Serial Data 141
 serial data 131
 Serial Data, I2C 20
 Serial Peripheral Interface 130
 Setting Timer Duration 77
 SINGLE PASS mode 76, 78, 79, 81
 Single Pass Mode 77
 Single-Byte I/O Write Operations 195
 SLA 148, 150, 154, 212
 SLA, Op Code Map 218, 219
 SLA, Op Code map 214
 SLAVE mode 141, 156, 159
 slave mode 152, 153, 154
 SLAVE mode, SPI 133
 Slave Receive 141, 152
 Slave Select 18, 131
 Slave Transmit 141, 151
 slave transmit mode 151
 SLEEP 175
 SLEEP Mode 35, 229
 SLEEP mode 12, 35, 102, 183, 223, 225
 sleep-mode recovery 102
 sleep-mode recovery reset 30
 Software break point instruction 187
 SPI 37, 45, 130, 131, 133
 SPI Baud Rate Generator 134
 SPI Baud Rate Generator Register 27
 SPI Baud Rate Generator Registers—Low Byte and High Byte 135
 SPI Block 27
 SPI Control Register 27, 136
 SPI Data Rate 134
 SPI Flags 134
 SPI Functional Description 133
 SPI interrupt service routine 45
 SPI Master device 135
 SPI master device 19
 SPI MASTER mode 133
 SPI mode 18
 SPI Receive Buffer Register 27, 139
 SPI Registers 135
 SPI serial bus 139
 SPI Serial Clock 18
 SPI Signals 131
 SPI slave device 19
 SPI SLAVE mode 133
 SPI Status Register 27, 137
 SPI Status register 134
 SPI Transmit Shift Register 27, 135, 139
 SPI Transmit Shift register 134
 SPIF 133
 spiF 138
 SPIF bit 139
 SPIF flag 133
 SPIF status bit 139
 SRA 212
 SRA, Op Code Map 214, 218
 SRAM 1, 162, 199, 241
 SS 18, 131, 133, 135, 137
 STA 146, 147, 148, 150, 151, 153, 156, 157, 159
 standard mode 141
 START and STOP Conditions 142
 START bit 164
 START condition 142, 144, 145, 148, 149, 150, 152, 153, 156, 157, 158, 159, 160, 161
 Start Condition, ZDI 164
 Starting Program Counter 46, 47
 STOP condition 142, 143, 145, 146, 149, 151, 152, 156, 157, 159, 160, 161
 STP 147, 148, 150, 151, 153, 156, 157, 159
 Supply Voltage 223
 supply voltage 2, 32, 33, 40, 141, 222
 Switching Between Bus Modes 66
 System Clock 20

System clock 37, 38
system clock 32, 35, 36, 41, 42, 72, 74, 76, 80, 109,
134, 160, 161, 168
system clock cycle, CPU 53, 54, 57, 60
system clock cycles 11, 51, 52, 53, 57, 61, 65, 73,
187
system clock delay 66
System Clock Frequency 77, 163
system clock frequency 80, 85, 163
System Clock Oscillator Input 17
System Clock Oscillator Output 17
system clock period 188
system clock rising edge 85, 109, 134
system clock, high-frequency 134
system clock, internal 51
System Reset 11
system reset 32

T

T0_IN 18
T1_IN 18
T4_OUT 19
T5_OUT 19
TCK 12, 22, 164, 187, 188, 239
TDI 12, 22, 164, 188, 239
TDO 12, 22, 188, 239
TERI 122
Test Access Port 187
Test Mode 188
Time-Out Period Selection 73
Timer 0 In 18
Timer 1 In 18
Timer Control Register 81
Timer Data Register—High Byte 83
Timer Data Register—Low Byte 83
Timer Input Source Select Register 85
Timer Input Source Selection 80
Timer Interrupts 79
Timer Output 80
Timer Reload Register—High Byte 85
TMS 12, 22, 188, 239
Trace buffer memory 187
Trace history buffer 187

Transferring Data 143
transmit shift register 105, 113, 117, 120, 133
Transmit Shift Register, SPI 135, 139
Transmit Shift register, SPI 134
Transmit, Infrared Encoder/Decoder 125
TRIGOUT 12, 22, 188
TxD0 13
TxD1 15

U

UART Baud Rate Generator Register —Low and
High Bytes 110
UART FIFO Control Register 115
UART Functional Description 105
UART Functions 105
UART Interrupt Enable Register 113
UART Interrupt Identification Register 114
UART Interrupts 106
UART Line Control Register 116
UART Line Status Register 120
UART Modem Control 106
UART Modem Control Register 119
UART Modem Status Interrupt 107
UART Modem Status Register 121
UART Receive Buffer Register 112
UART Receiver 106
UART Receiver Interrupts 107
UART Recommended Usage 108
UART Registers 111
UART Scratch Pad Register 123
UART Transmit Holding Register 111
UART Transmitter 105
UART Transmitter Interrupt 107

V

VBO 32
VBO protection circuitry 33
VBO Voltage Threshold 224
VCC—see supply voltage 33, 224
Voltage Brown-Out 32, 224
Voltage Brown-Out Reset 33
Voltage Brown-Out threshold 33

voltage brown-out threshold 32
voltage, supply 2, 32, 33, 40, 141, 222, 223
VVBO—see Voltage Brown-Out threshold 33, 224

W

WAIT 1, 11, 22, 57, 60, 64
WAIT condition 206
WAIT Input Signal 51
WAIT pin, external 53, 54
WAIT Request 11
WAIT state 61, 235, 236
wait state 54
Wait State Timing for Read Operations 235
Wait State Timing for Write Operations 236
WAIT States 225, 226
WAIT states 46, 51, 52, 53, 54, 60, 69, 169, 190, 200, 224
Wait States 51, 223
Wait states 200
wait states 48
Watch-Dog Timer 32, 35, 72, 168
Watch-Dog Timer Control Register 74
Watch-Dog Timer Control register 30
Watch-Dog Timer Operation 73
Watch-Dog Timer Overview 72
Watch-Dog Timer Registers 74
Watch-Dog Timer reset 30
Watch-Dog Timer Reset Register 75
Watch-Dog Timer time-out 36
Watch-Dog Timer time-out reset 30
WCOL 133, 134
wcol 138
WDT 32, 35, 72, 73, 74
WDT clock source 72, 74
WDT clock sources 73
WDT RESET 74
WDT time-out 72, 73, 74, 75
WDT time-out period 73, 75
WDT time-out values 73
WR 11, 22, 48, 51, 54, 57, 60, 232, 234
Write Collision 134
write collision 133
write collision, SPI 138

Write Violation 203

X

XIN 17, 23
XOUT 17, 23

Z

Z80- 53
Z80 Bus Mode 53
Z80 Memory mode 181, 185
ZCL 164, 166, 173
ZCL pin 164
ZDA 164, 173, 188
ZDA pin 164
ZDI 187
ZDI Address Match Registers 171
ZDI Block Read 168
ZDI BLOCK WRITE 167
ZDI Break 174
ZDI BREAK Control Register 172
ZDI BREAK mode 184
ZDI Bus Control Register 179
ZDI Bus Status Register 185
ZDI Clock and Data Conventions 164
ZDI Clock Frequency 163
ZDI data transfer 165
ZDI debug control 187
ZDI Debug mode 165, 179, 185
ZDI master 165, 167, 168, 180, 181, 185
ZDI Master Control Register 175
ZDI Read Memory Register 185
ZDI Read Operations 167
ZDI Read Register Low, High, and Upper 184
ZDI Read/Write Control Register 176
ZDI Read-Only Registers 171
ZDI Register Addressing 165
ZDI Register Definitions 171
ZDI Single-Bit Byte Separator 165
ZDI Single-Byte Read 167
ZDI SINGLE-BYTE WRITE 166
ZDI slave 164, 167, 168
ZDI START command 165

ZDI Start Condition 164
ZDI START signal 164
ZDI Status Register 183
ZDI Write Data Registers 176
ZDI Write Memory Register 181
ZDI Write Operations 166
ZDI Write-Only Registers 170
ZDI_BUS_STAT 169, 171, 185
ZDI_BUSACK_EN 169
ZDI_BUSAcK_En 185
ZDI—see Zilog Debug Interface 162, 163, 164
ZDI-Supported Protocol 163
Zilog Debug Interface 162, 187

Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at <http://www.zilog.com/kb>.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <http://support.zilog.com>.